First Day of CS203: Advanced Computer Architecture

Hung-Wei Tseng

CS203: Let's say something!


What's your name?

What's your favorite topic in computer science?



Why're you taking CS203

Google (How Often Do People Lie						
	Q All	🗉 News	🖾 Images	▶ Videos	⑦ Shopping		
	About 2	67,000,000	results (0.54 s	econds)			
			-				
			-				
	https://v	www.eurek	alert.org > pu	ib_releases	> uoma-urf06		
politics 45 Cor	ngress SC	OTUS Facts	First 2020 20)19 Elections			
		L.			(1		
	mp	lies	s mo	ore c	orten		
hands	ev	ery	day				
-		-					
	politics 45 Cor ald Tru hands	All About 2 The stu at least lies. "Pe UMas https://w politics 45 congress SC Ald Trump hands ev	Ale News About 267,000,000 r The study, publish at least once durin lies. "People tell a UMass researd https://www.eurek politics 45 Congress SCOTUS Facts Ale News	About 267,000,000 results (0.54 set About 267,000,000 results (0.54 set The study, published in the jour at least once during a 10-minur lies. "People tell a considerable UMass researcher finds https://www.eurekalert.org > put politics 45 congress SCOTUS Facts First 2020 20 Add Trump lies mod hands every day	Q All ■ News ■ Images ▶ Videos About 267,000,000 results (0.54 seconds) The study, published in the journal's June at least once during a 10-minute conversa lies. "People tell a considerable number of UMass researcher finds most peophttps://www.eurekalert.org > pub_releases Politics 45 Congress SCOTUS Facts First 2020 2019 Elections All ■ News ■ Images ▶ Videos About 267,000,000 results (0.54 seconds) The study, published in the journal's June at least once during a 10-minute conversa lies. "People tell a considerable number of UMass researcher finds most peophttps://www.eurekalert.org > pub_releases Politics 45 Congress SCOTUS Facts First 2020 2019 Elections All ■ News ■ Images ● Videos About 267,000,000 results (0.54 seconds) The study, published in the journal's June at least once during a 10-minute conversa lies. "People tell a considerable number of UMass researcher finds most peophttps://www.eurekalert.org > pub_releases Politics 45 Congress SCOTUS Facts First 2020 2019 Elections Ald Trupp lies and become the peophttps://www.eurekalert.org > pub_releases Bis by Chris Cillizza, CNN Editor-at-large		



CS203: Let's say something!


What's your name?

What's your favorite topic in computer science?



Why're you taking CS203

CS203: Let's say something!



What's your name?



The return of backpropagation

- Between 2005 and 2009 researchers (in Canada!) made several technical advances that enabled backpropagation to work better in feed-forward nets.
 - Unsupervised pre-training; random dropout of units; rectified linear units.
 - The technical details of these advances are very important to the researchers but they are not the main message.
 - The main message is that backpropagation now works amazingly well if you have two things:
 - a lot of labeled data
 - a lot of convenient compute power (e.g. GPUs)



2018 Turing Award

Hung-Wei Tseng

David Patterson

-




John Hennessy

Sixth Edition

John L. Hennessy David A. Patterson

COMPUTER ARCHITECTURE

A Quantitative Approach




Computer Architecture



Enables

Deep Learning

Computer architecture also enables ...



What's computer architecture?

\bigcirc	SINCE 1828	JOIN MWU GAMES TRAVELER	BROWSE THESAURUS	WORD OF THE DAY
Merriam- Webster		architecture		
vvebsier		DICTIONARY	THESAURUS	

architecture noun

ar-chi-tec-ture | Viär-kə-jtek-chər 💷 🕅

Definition of archite The manner in which the components


- 1 : the art or science of building
- specifically : the art or of a computer or computer system are habitable ones
- ² a : formation or construction resulting from organized and integrated // the architecture of the garden
 - **b** : a unifying or coherent form or structure // a novel that lacks architecture
- 3 : architectural product or work *II* buildings that comprise the *architecture* of the square
- 4 : a method or style of building // Gothic architecture
- : the manner in which the components of a computer or computer system are 5 organized and integrated

// different program architectures




What're those "components"?

Desktop Computer



Server



als (e.g., GPUs) Proces Pro

Peripher

Peripherals (e.g


I/O Connectors (e.g., keyboard/mouse)

als (e.g., DRAM DRAM DRAM DRAM

Processor Processor


DRAM DRAM DRAM DRAM


MacBook Pro 13"




iPhone 11 Pro








Play Station 4



Processor + GPU



Peripherals (e.g., H.D.D.)

Peripher als (e.g., codecs)

Nintendo Switch

(e.g., HDMI)

I/O Connectors

1 15

DRAM




Processor + GPU

Network Modules/ Codecs


Peripherals (e.g., memory cards.)

Tesla Model 3



Processors and memory modules are everywhere!








Why are "Processor" & "Memory" everywhere?

von Neuman Architecture



By loading different programs into memory, your computer can perform different functions










00005d24 00c2f000 nstructio ta 0000bd24 0000008 C C 2ca422a0 00c2f800 80000008 130020e4 00003d24 00c30000 2ca4e2b3 0000008

Storage



Source Code

Compiler (e.g., gcc)


Program

0f00bb27 509cbd23 00005d24 0000bd24 2ca422a0 130020e4 00003d24 2ca4e2b3

Data

00c2e800 80000008 00c2f000 00000008 00c2f800 00000008 00c30000 80000008

How my "Java code" becomes a "program"



Compiler (e.g., javac)

Jave Bytecode (.class)

Source Code

Ë


lava

cafebabe 0000033 001d0a00 Data 06000f09 00100011 0800120a 00130014 07001507

00c2e800 00000008 00c2f000 00000008 00c2f800 00000008 00c30000 0000008

How my "Python code" becomes a "program"

Libraries



Source Code Python Perl Interpreter

(e.g., python)

Program

0f00bb27 509cbd23 00005d24 0000bd24 2ca422a0 130020e4 00003d24 2ca4e2b3

Data

00c2e800 00000008 00c2f000 0000008 00c2f800 0000008 00c30000 0000008

Challenges of von Neumann Architecture

Moore's Law⁽¹⁾

Present and future

By integrated electronics, I mean technologies which are referred to tronics today as well as any additiresult in electronics functions suppli

ICs are increasingly p to miniaturize electronics equipment

creasingly complex electronic functi space with minimum weight. Sever evolved, including microassembly individual components, thin-film semiconductor integrated circuits.

Two-mil squares

With the dimensional tolerances already being employed in integrated circuits, isolated high-per formance transistors can be built on centers two thousandths of an inch apart. Such a two-mil square can also contain several kilohms of resistance of

ICs are small

The establishment

Interneted electronics is established

YEAR

Increasing the yield

OF THE COMPONENTS FED FUNCTION

(1) Mo

There is no fundamental obstacle to achieving device yields of 100%. At present, packaging costs so far exceed the cost of the semiconductor structure itself that there is no incentive to improve illo, to yields, but they can be raised as high as is economically justified. No barrier exists comparable to the thermodynamic equilibrium considerations

that ilure as the Heat problem tablish silicon chipi 15 Moore' 13 12 Impo 10 9 historic **ICs are easy to manufacture** and they're getting smaller and smaller!

or nev

and

vable

he reli

Linear circuitry

Integration will not change linear systems as radically as digital systems. Still, a considerable Reliability coun degree of integration will be achieved with linear

In almost e ICs are widely applicable demonstrated h to integrated electronics in the linear are

level of production-low compared to that of discrete components-it offers reduced systems cost, and in many systems improved performance has

been realized. ICs are more reliable

Will it be possible to remove the heat generated by tens of thousands of components in a single

eat is a solvable issue

Day of reckoning


Clearly, we will be able to build such componentcrammed equipment. Next, we ask under what circumstances we should do it. The total cost of making a particular system function must be minimized. To do so, we could amortize the engineering over several identical items, or evolve flexible techniques for the engineering of large functions so that no disproportionate expense need be borne by a particular array. Perhaps newly devised de-

esigning ICs can be easy

proponents onto integrated circuits', Electronics 38 (8).

Moore's Law⁽¹⁾

• The number of transistors we can build in a fixed area of silicon doubles every 12 ~ 24 months.



2020

Plot based on https://en.wikipedia.org/wiki/Transistor_count by Hung-Wei Tseng

Moore's Law still alive, but not that useful. Because ...

CPU Architecture Today Heat becoming un unmanageable problem




Figure 1. In CPU architecture today, heat is becoming an unmanageable problem.


https://www.cadalyst.com/files/cadalyst/nodes/2008/6351/i1.jpg

Dynamic/Active Power

- The power consumption due to the switching of transistor states
- Dynamic power per transistor $P_{dynamic} \sim \alpha \times C \times V^2 \times f \times N$
 - α : average switches per cycle
 - C: capacitance
 - *V*: voltage
 - f: frequency, usually linear with V
 - N: the number of transistors




CPU is important but...




Performance (vs. VAX-11/780)






Multicore processors










Nvidia Tegra 3 (2011)**5** cores





Intel Nahalem (2010)4 cores



Dennardian Broken

Given a scaling factor S

Parameter	Relation	Classical Scaling	Leakage Limited
Power Budget		1	1
Chip Size		1	1
Vdd (Supply Voltage)		1/S	1
Vt (Threshold Voltage)	1/S	1/S	1
tex (oxide thickness)		1/S	1/S
W, L (transistor		1/S	1/S
Cgate (gate capacitance)	WL/tox	1/S	1/S
Isat (saturation current)	WVdd/tox	1/S	1
F (device frequency)	lsat/(CgateVdd)	S	S
D (Device/Area)	1/(WL)	S ²	S ²
p (device power)	IsatVdd	1/S ²	1
P (chip power)	Dp	1	S ²
U (utilization)	1/P	1	1/S ²

Static/Leakage Power

- The power consumption due to leakage transistors do not turn all the way off during no operation
- Becomes the dominant factor in the most advanced process technologies. 1000

$$P_{leakage} \sim N \times V \times e^{-V_t}$$

- N: number of transistors
- V: voltage
- V_t : threshold voltage where transistor conducts (begins to switch)




Figure 1: Leakage power becomes a growing problem as demands for more performance and functionality drive chipmakers to nanometer-scale process nodes (Source: IBS).



Power consumption to light on all transistors

Chip							
1	1	1	1	1	1	1	
1	1	1	1	1	1	1	
1	1	1	1	1	1	1	
1	1	1	1	1	1	1	
1	1	1	1	1	1	1	
1	1	1	1	1	1	1	
1	1	1	1	1	1	1	

Dennardian Scaling

Chip

0.5

=50W


=49W

Dennardian Broken



=100W!

CALIFORNIA





A blazing sun silhouettes power lines in North Long Beach ahead of a heatwave that is forecast to begin on Saturday. (Luis Sinco / Los Angeles Times)

Their company got a PPP loan. So why are th still unemployed?

CORONAVIRUS AND PANDEMIC 2

L.A. teachers union opposes opening campus for students with disabilities, English learners

Close-knit Latino family ties bring coronaviru: dangers to traditional gatherings

Hair salons can reopen but not malls and sho under new L.A. County plan

Devo's Mark Mothersbaugh nearly died from COVID-19. FaceTiming kept him alive





As of September 6, 1:38 p.m. Pacific

13,709


By LUKE MONEY | STAFF WRITER SEP. 4, 2020 | 10:31 AM UPDATED 7:35 PM

With potentially historic temperatures set to sear California through Labor Day


weekend. Gov. Gavin Newsom issued an emergency proclamation aimed at shoring

Dennardian Broken Chip Dark!

Heterogeneous Computer Architecture




Performance gap between Processor/Memory





Heterogeneous Computer Architecture



MAKE ARCHITECTURE GREATAGAIN

#MAGA



Unite for a Better Architecture

PPROVED BY JOE BIDEN. PAID FOR BY BIDEN FOR PRESIDENT.

Why should I care about "Computer Architecture"

What do you care when you're writing a program?



Algorithms Data Structures Computer Architecture Programming Languages User Interfaces

Demo (1)



$nlog_2n)$



Demo (2) — merge sort v.s. bitonic sort


Merge Sort $O(nlog_2n)$

void BitonicSort() { int i,j,k; for (k=2; k<=N; k=2*k) {</pre> for (j=k>>1; j>0; j=j>>1) { for (i=0; i<N; i++) {</pre> int ij=i^j; if ((ij)>i) { } } }

Bitonic Sort $O(nlog_2^2n)$

```
if ((i&k)==0 && a[i] > a[ij])
    exchange(i,ij);
if ((i&k)!=0 && a[i] < a[ij])
    exchange(i,ij);
```







....









UC RIVERSITY OF CALIFORNIA





Thinking about the washlet







Or a Tesla



What's going to be in the class?

Heterogeneous Computer Architecture

Performance

Performance measurement
What affects performance
Amdahl's Law
Metrics

Memory

- Memory
 - hierarchy
- Hardware
- optimizations
- Software optimizations

00c23800

Processor

- Pipelining
- OoO Execution
- Branch
 - predictions
- Software
 - optimizations



Parallelism
Parallelism
Parallel
hardware
Thread-level
Data-level
Accelerators
Software
optimizations

Tentative Schedule (on Website)

	Торіс	Reading	Slides — Preview	Slides — Release	Due
10/05/2020	Introduction	Cramming More Components Onto Integrated Circuits, G.E. Moore, Proceedings of the IEEE 86(1):82-85, Jan 1998			
10/07/2020	Performance Evaluation (I)	Chapter 1			Reading Quiz
10/12/2020	Performance Evaluation (II)	Andrew Davison, "Twelve Ways to Fool the Masses When Giving Performance Results M. D. Hill and M. R. Marty, "Amdahl's Law in the Multicore Era," in Computer, vol. 41, no. V. Sze, YH. Chen, TJ. Yang and J. S. Emer. How to Evaluate Deep Neural Network ProcessorsOF J/W (Alone, Considered Harmfulth HELE Solid-Coate Cardits Magazine, vol. 12, no. 3, pp. 28-41, Summer 2020.			Reading Quiz
10/14/2020	Memory Hierachy	Appendix B.1-B.4			Reading Quiz
10/19/2020	Memory Hierachy (II)	Chapter 2.1-2.3			Homework #1
10/21/2020	Memory Hierachy (III)	Norman P. Jouppi. 1990. Improving direct-mapped cache performance by the addition of a small full structure of the solution of the solution of a small full structure of the solution of the sol			Reading Quiz
10/26/2020					Homework #2
10/28/2020	Virtual Memory	Basu, Arkaprava, et al. "Efficient virtual memory for big memory servers." ACM SIGARCH Computer Architecture News 41.3 (2013): 237-248. Barr, Thomas W., Alan L. Cox, and Scott Rixner. "Translation caching: skip, don't walk (the page table)." ACM SIGARCH Computer Architecture News 38.3 (2010): 48-59.			Reading Quiz
11/02/2020	Basic Processor Design	Appendix C.1, Appendix C.2, Chapter 3.1			Reading Quiz
11/04/2020	Branch prediction	Chapter 3.3 M. Evers, S. J. Patel, R. S. Chappell and Y. N. Patt, "An analysis of correlation and predictability: what makes two-level branch predictors work," Proceedings. 25th Annual International Symposium on Computer Architecture (Cat. No.98CB36235), Barcelona, Spain, 1998, pp. 52-61. Retrospective: a study of branch prediction strategies, James E. Smith, ISCA '98: 25 years of the international symposia on Computer architecture (selected papers), New York, NY, USA, 1998, pages 22-23			Reading Quiz
11/09/2020	Branch Prediction	Jiménez, Daniel A., and Calvin Lin. "Dynamic branch prediction with perceptrons." Proceedings André Seznec. The L-TAGE branch predictor. Journal of Instruction Level Parallelism (<u>http://ww</u> illocation of the second sec			Homework #3
11/11/2020	Veterans Day	Midterm due 11/13/2020			
11/16/2020	OOO Scheduling	Chapter 3.4			Reading Quiz
11/18/2020	000 Scheduling	K. C. Yeager, "The Mips R10000 superscalar microprocessor," in IEEE Micro, vol. 16, no. 2, pp. 28-41, April 1996. R. E. Kessler, "The Alpha 21264 microprocessor," in IEEE Micro, vol. 19, no. 2, pp. 24-36, March-April 1999.			
11/23/2020	OOO Scheduling				Reading Quiz, Homework
11/25/2020	SMT	Chapter 3.11 Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Dean M. Tullsen, Susan J. Eggers, Joel S. Emer, Henry M. Levy, Jack L. Lo, and Rebecca L. Stamm, ISCA '96: Proceedings of the 23rd annual international symposium on Computer architecture, New York, NY, USA, 1996, pages 191-202. Y. Solihin, Jaejin Lee and J. Torrellas, "Using a user-level memory thread for correlation prefetching," Proceedings 29th Annual International Symposium on Computer Architecture, Anchorage, AK, USA, 2002, pp. 171-182.			
11/30/2020	СМР	The case for a single-chip multiprocessor, Kunle Olukotun, Basem A. Nayfeh, Lance Hammond, Ken Wilson, and Kunyung Chang, SIGPLAN Not. 31(9):2-11, 1996.			Reading Quiz
12/02/2020	Modern Processors	D. Suggs, M. Subramony and D. Bouvier, "The AMD "Zen 2" Processor," in IEEE Micro, vol. 40 10. r 5- 61 5 r 4 il 5, bi C 59, r 50, 2974217. P. Hammarlund et al., "Haswell: The Fourth-Generation Intel Core Processor," in IEEE Micro, vol. 40 10. r 5- 61 5 r 4 r 5 r 6 - 5 r 4 r 5 r 6 - 5 r			Reading Quiz
12/07/2020	Dark Silicon	 H. Esmaeilzadeh, E. Blem, R. S. Amant, K. Sankaralingam and D. Burger, "Dark silicon and the end of multicore scaling," 2011 38th Annual International Symposium on Computer Architecture (ISCA), San Jose, CA, 2011, pp. 365-376. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction, Rakesh Kumar, Keith Farkas, Norm P. Jouppi, Partha Ranganathan, Dean M. Tullsen, In 36th International Symposium on Microarchitecture, December, 2003. 			Project
12/09/2020	TPU, FPGA Subject to	In-Datacenter Performance Analysis of a Tensor Processing Unit J. Fowers et al., "A Configurable Cloud-Scale DNN Processor for Real-Time AI," 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), Los Angeles, CA, 2018, pp. 1-14.	Do	wnload	Slices/
12/15/2020	Final Exam Change	Due 12/15/2020 By 11am You need to complete the reacting of H&P and papers			ates here

Learning eXperience



Most lectures today ...







Me



Peer instruction

- Before the lecture You need to complete the required reading
- During the lecture I'll bring in activities to ENGAGE you in exploring • your understanding of the material
 - Popup questions
 - Individual thinking use polls in Zoom to express your opinion •
 - Group discussion
 - Breakout rooms based on your residential colleges!
 - Use polls in Zoom to express your group's opinion
 - Whole-classroom discussion we would like to hear from you







Your tasks

- Login/discussion in iLearn and piazza.
- Read the text before class!
 - Computer Architecture: A Quantitative Approach (6th Edition) by John Hennessy and David Patterson — previous editions are not supported
 - I'm not going to cover everything in class, but you are responsible for all the assigned text.
 - Papers
- Reading quizzes in iLearn (15%) will drop the lowest
- Homework throughout the course. (15%) will drop the lowest
 - Help to practice the concepts from each topic
 - Come to class counted as an assignment
- Project (10%)
- Midterm (20%)
- Cumulative final (35%)

upported **e for all the assigned text**.



Why reading quizzes?

- We need to prepare you for peer instruction activities and discussions!
- Reading assignments from
 - **Computer Architecture: A Quantitative Approach (6th Edition)** • by John Hennessy and David Patterson
 - Papers •
- Reading quizzes:
 - On iLearn
 - Due before the lecture, usually once a week. Check the schedule on our webpage •
 - You will have two chances. We take the average
 - No time limitation until the deadline •
 - No make up reading quizzes we will drop probably one or two lowest at least •



Why attend live sessions and discuss?

- I'll bring in activities to ENGAGE you in exploring your understanding of the material
 - Let you practice
 - Bring out misconceptions
 - Let us LEARN from each other about difficult parts
 - It's going to be fun!
- You will be GET CREDIT for your efforts to learn in class
 - By answering questions with polls within Zoom
 - Answer **50%** of the clicker questions in class, get full credits for a homework assignment
 - The best group the group with the most correct answers after group discussions, will receive a USD 5 amazon gift card for each of its members



Why still assignments and term project?

- Human beings' memories are volatile and vague
- Assignments
 - Let you practice again the concepts learned from the lectures
 - The best way to prepare for midterm and final
 - Publish on the website, submit through iLearn
- Project
 - Let you get a feeling how you can apply the knowledge learned in class to "reallife" applications/program
 - C/C++ programming
 - Individual project
 - It's going to be a "contest" the winner will have a prize



Logistics

Course resource

- Lectures:
 - Live on Zoom please check your e-mail/iLearn for the link
 - Live on Youtube (you can only watch): <u>https://www.youtube.com/profusagi</u>
 - Repository on Youtube: https://www.youtube.com/profusagi
- Schedule, slides on course webpage: https://www.escalab.org/classes/cs203-2020fa/
- Discussion on piazza: https://piazza.com/class/kffrohnk4kw6vo
- Reading quizzes, homework submissions on iLearn: <u>https://ilearn.ucr.edu</u>



ink be.com/profusagi agi You Tube







The website

- Calendar
- Schedule
- Slides
 - Preview for the ease of note taking
 - Release the actual slides

CSE141: Introduction Computer Architecture (2020 Summer)

Online Lecture: MTuWTh 2:00p - 3::20p

	Bur B/2	Man 8.3	Tup 8/4	Wed \$6	Thu 5.5	Fil &7	th Agenda Bat 8/8
							and to a
Stern						9 - 12 p	
						Hung-Wel's Office	
10am			1		1	lours	
2000-		-				1222	
liam			-	-	1		
170-1				12p - 2p			120-20
and a				Fo-Ya		-	Andrew
1000			1	Haufs CSE1/41			Nguyan's Jutar
10.00				DCirc Hoat			Hourston
		-	_		-	-	CSE1411
2pm		2p-0:00p USE141	2p - 2:20p DSE141	2p - 2:20p CSEC-1	2p-3.30p CSE141	2p - Sp Angle-W	
						Nguyen's	
3h.u.						dater burs for	
						CSP141	
40.00		4p = 5p CSE1411		4p = 5p CSE1411		and the second second	
5pm		1			5p - 6p		
					Discussion		
dp-n							
7pm			78 - 5126 -	70 - 512 00	7p - 5.20p		
		7186 p - 18p	Barzm Wong's	Baram	Borton Wong s		
3pm		Hung-Wells	tutor heur	Wong's buter hour	puter nour		
- COLO		OTio	lin.	lor.	10		
richte abran	own in time z	ance Peoilie Tir	e - Los Argelos			+ Go	ogle Calendar

Instructor

Hung-Wei Tseng

email: htseng & eng.ucsd.edu Office Hours: M 7:30p-9:30p E 10a-12p on Zoom

Teaching Assistant



Instructor — Prof. Usagi (a.k.a. Hung-Wei Tseng)


- Website: <u>https://intra.engr.ucr.edu/~htseng/</u>
- E-mail: htseng @ ucr.edu
- PhD in Computer Science, University of California, San Diego
- Research Interests
 - Intelligent storage devices
 - Non-volatile memory based systems
 - Near-data processing
 - Or anything could accelerate applications
- Office hour:

M 8p-9p and W 2p-3p on Zoom



Teaching Assistant — Quan Fan


- Office hours: Fridays 1p-3p on Zoom
- E-mail: qfan005 @ ucr.edu







You can see your grades on iLearn.



- Errors in grading
 - If you feel there has been an error in how an assignment or test was graded, you have one week from when the assignment is return to bring it to our attention. You MUST submit (via email to the instructor AND the appropriate TAs) a written description of the problem. Neither I nor the TAs will discuss regrades without receiving an email from you about it first.
- For arithmetic errors (adding up points etc.)
 - you do not need to submit anything in writing, but the one week limit still applies.

Academic Honesty

- Don't cheat.
 - Cheating on a test will get you an F in the class and no option to drop, and a visit with your college dean.
 - Cheating on homework means you don't have to turn them in any more, but you don't get points either. You will also take at least 25% penalty on the exam grades.
- Copying solutions of the internet or a solutions manual is cheating
 - They are incorrect sometimes
- Review the UCR student handbook
- When in doubt, ask.

Term of Service

- CS203 is an "advanced computer architecture" class for graduate students. It's not our responsibility to recap everything that should be covered by an undergraduate computer architecture class from a regular computer science undergraduate program.
- This class requires intensive readings in research papers and the assigned textbook.
- This class requires you to speak and discuss your opinion with your classmates as well as the instructor.
- This class requires programming projects that uses the C programming language. It is your responsibility to learn how to program in C. It is also your responsibility to design the architecture, implementation details and tests for your coding projects.
- The instructor and course staffs reserve the right to refuse to answer inappropriate questions (e.g. directly telling if an answer is right or not).
- It is your responsibility to track the latest schedule, information, grades and materials from our course website, e-mails from the course staffs and the piazza forum.
- Any cheating will be treated seriously. You will get an F and we will report to the Dean's office



By clicking this box, you are agreeing to the Terms and Conditions of CS 203, Fall 2020.

UC San Diego NC STATE

















2019 Sprin









2020 Spring

You 2020 Fall



72

WHITE HO WASHINGTON





Announcements

- Login piazza, iLearn
- Check our website where you can find the slides, the schedule, the syllabus, the complete schedule of classes
- Reading quiz due this Wednesday before class

Computer Science & Engineering





