
Memory Hierarchy (I): The Basics

Hung-Wei Tseng






PG 2015 • 1h 35m • Coming of age, Family, Animation

When 11-year-old Riley moves to a new city, her Emotions team up to help her through the transition. Joy, Fear, Anger, Disgust and Sadness work together, but when Joy and Sadness get lost, they must journey through unfamiliar places to get back home.



von Neuman Architecture





509cbd23 (intel)

Processor

Program

ANDA


Instructions

0f00bb27 509cbd23 00005d24 0000bd24 2ca422a0 130020e4 00003d24 2ca4e2b3


00c2e800 80000008 00c2f000 ta 00000008 **D** 00c2f800 80000008 00c30000 80000008 :10

Storage

Recap: Summary of CPU Performance Equation



- IC (Instruction Count)
 - ISA, Compiler, algorithm, programming language, programmer
- CPI (Cycles Per Instruction)
 - Machine Implementation, microarchitecture, compiler, application, algorithm, programming language, programmer
- Cycle Time (Seconds Per Cycle)
 - Process Technology, microarchitecture, programmer



Is TFLOPS (Tera FLoating-point Operations Per Second) a good metric?

 $TFLOPS = \frac{\# of floating point instructions \times 10^{-12}}{Exection Time}$

 $IC \times \%$ of floating point instructions $\times 10^{-12}$

 $IC \times CPI \times CT$

% of floating point instructions $\times 10^{-12}$ **IC is gone!** CPI \times CT

A good performance metric must cover IC, CPI, CT!

- Cannot compare different ISA/compiler
 - What if the compiler can generate code with fewer instructions?
 - What if new architecture has more IC but also lower CPI?
- Does not make sense if the application is not floating point intensive



Amdahl's Law


$$Speedup_{enhanced}(f, s) = \frac{1}{(1-f)}$$

- Corollary #1: Maximum speedup
- Corollary #2: Make the common case fast
 - Common case changes all the time
- Corollary #3: Single-core performance $S_{peedup_{parallel}}(f_p)$ still matters
- Corollary #4: Exploiting more parallelism from a program is the key to performance gain in modern architectures $Speedup_{parallel}(f_p)$

se fast $Speedup_{max}(f, \infty) = \frac{1}{(1-f_1)}$ $Speedup_{max}(f_1, \infty) = \frac{1}{(1-f_1)}$ $Speedup_{max}(f_2, \infty) = \frac{1}{(1-f_2)}$ $Speedup_{max}(f_3, \infty) = \frac{1}{(1-f_3)}$ $Speedup_{max}(f_4, \infty) = \frac{1}{(1-f_4)}$ $Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1-f_{parallelizable})}$

arallelizable,
$$\infty$$
) = $\frac{1}{(1 - f_{parallelizable})}$

Performance gap between Processor/Memory





The impact of "slow" memory

- Assume that we have a processor running @ 2 GHz and a program with 30% of load/store instructions. If the computer has "perfect" memory, the CPI is just 1. Now, consider we have DDR4 and the program is wellbehaved that precharge is never necessary — the access latency is simply 26 ns. What's the average CPI (pick the most close one)?
 - A. 9
 - B. 17
 - C. 27
 - D. 35

E. 69

$1 + 100\% \times (52) + 30\% \times 52 = 68.6$ cycles



MAKE ARCHITECTURE GREATAGAIN

#MAGA



Unite for a Better Architecture

PPROVED BY JOE BIDEN. PAID FOR BY BIDEN FOR PRESIDENT.

Team scores





- The Basic Idea behind Memory Hierarchy
- How cache works

Alternatives?

Memory technology	Typical access time
SRAM semiconductor memory	0.5–2.5ns
DRAM semiconductor memory	50–70ns
Flash semiconductor memory	5,000-50,000ns
Magnetic disk	5,000,000-20,000,000ns
	Fast, but expensive

\$ per GiB in 2012

\$500-\$1000


\$10-\$20

\$0.75-\$1.00

\$0.05-\$0.10

e \$\$\$





Poll close in 1:30

How can memory hierarchy help in performance?

- Assume that we have a processor running @ 2 GHz and a program with 30% of load/store instructions. If the computer has "perfect" memory, the CPI is just 1. Now, in addition to DDR4, whose latency 26 ns, we also got an SRAM cache with latency of just at 0.5ns and can capture 90% of the desired data/instructions. what's the average CPI (pick the most close one)?
 - A. 2
 - B. 4
 - C. 8
 - D. 16
 - E. 32

Poll close in 1:30

How can memory hierarchy help in performa


- Assume that we have a processor running @ 2 GHz and a program with 30% of load/store instructions. If the computer has "perfect" memory, the CPI is just 1. Now, in addition to DDR4, whose latency 26 ns, we also got an SRAM cache with latency of just at 0.5ns and can capture 90% of the desired data/instructions. what's the average CPI (pick the most close one)?
 - A. 2
 - B. 4
 - C. 8
 - D. 16
 - E. 32




How can memory hierarchy help in performance?

- Assume that we have a processor running @ 2 GHz and a program with 30% of load/store instructions. If the computer has "perfect" memory, the CPI is just 1. Now, in addition to DDR4, whose latency 26 ns, we also got an SRAM cache with latency of just at 0.5ns and can capture 90% of the desired data/instructions. what's the average CPI (pick the most close one)?
 - A. 2
 - B. 4
 - $1 + (1 90\%) \times [100\% \times (52) + 30\% \times 52] = 7.76 \ cycles$ C. 8
 - D. 16
 - E. 32

L1? L2? L3?



CPU Cache	s Mainboa	ard Memo	ory S				
Processor							
Name		Intel Core	e i7 970				
Code Name	Coffe	e Lake	Max				
Package		Socket 1	151 LG				
Technology	14 nm	14 nm Core Voltag					
Specification	In	tel® Core	™ i7-97				
Family	6	Model					
Ext. Family	6	Ext. Model					
Instructions	MMX, SSE, AES, AVX,		-				
Clocks (Core	#0)		-Cach				
Core Speed	4798.85	5 MHz	L1D				
Multiplier	x 48.0 (8	L1 In					
Bus Speed	99.98	Leve					
Rated FSB			Leve				
Selection	Socket #1	Ŧ					



How can deeper memory hierarchy help in performance?

- Assume that we have a processor running @ 2 GHz and a program with 30% of load/store instructions. If the computer has "perfect" memory, the CPI is just 1. Now, in addition to DDR4, whose latency 26 ns, we also got a 2-level SRAM caches with
 - it's 1st-level one at latency of 0.5ns and can capture 90% of the desired data/ instructions.
 - the 2nd-level at latency of 5ns and can capture 60% of the desired data/instructions

What's the average CPI (pick the most close one)?

- A. 2
- B. 4
- C. 8

D. 16

E. 32

How can deeper memory hierarchy help in perform

- Assume that we have a processor running @ 2 GHz and a program with 30% of load/store instructions. If the computer has "perfect" memory, the CPI is just 1. Now, in addition to DDR4, whose latency 26 ns, we also got a 2-level SRAM caches with
 - it's 1st-level one at latency of 0.5ns and can capture 90% of the desired data/ instructions.
 - the 2nd-level at latency of 5ns and can capture 60% of the desired data/instructions

What's the average CPI (pick the most close one)?

- A. 2
- B. 4
- C. 8

D. 16


E. 32



How can deeper memory hierarchy help in performance?

- Assume that we have a processor running @ 2 GHz and a program with 30% of load/store instructions. If the computer has "perfect" memory, the CPI is just 1. Now, in addition to DDR4, whose latency 26 ns, we also got a 2-level SRAM caches with
 - it's 1st-level one at latency of 0.5ns and can capture 90% of the desired data/ instructions.
 - the 2nd-level at latency of 5ns and can capture 60% of the desired data/instructions What's the average CPI (pick the most close one)?

A. 2 $1 + (1 - 90\%) \times [10 + (1 - 60\%) \times 52 + 30\% \times (10 + (1 - 60\%) \times 52)] = 5 \ cycle$ B. 4 C. 8 D. 16 E. 32



Why adding small SRAMs would work?

{

}

Locality

 Which description about locality of arrays sum and A in the following code is the most accurate? for(i = 0; i < 100000; i++)

```
sum[i%10] += A[i];
```

- A. Access of A has temporal locality, sum has spatial locality
- B. Both A and sum have temporal locality, and sum also has spatial locality
- C. Access of A has spatial locality, sum has temporal locality
- D. Both A and sum have spatial locality
- E. Both A and sum have spatial locality, and sum also has temporal locality

{

}

Locality

 Which description about locality of arrays sum and A in the following code is the most accurate? for(i = 0; i < 100000; i++)

```
sum[i%10] += A[i];
```

- A. Access of A has temporal locality, sum has spatial locality
- B. Both A and sum have temporal locality, and sum also has spatial locality
- C. Access of A has spatial locality, sum has temporal locality
- D. Both A and sum have spatial locality
- E. Both A and sum have spatial locality, and sum also has temporal locality





 Which description about locality of arrays sum and A in the following code is the most accurate?

for(i = 0; i < 100000; i++){ spatial locality: sum[i%10] += A[i];

}

A[0], A[1], A[2], A[3], sum[0], sum[1], ..., sum[9] temporal locality:

- reuse of sum[0], sum[1], ..., sum[9] A. Access of A has temporal locality, sum has spatial locality
- B. Both A and sum have temporal locality, and sum also has spatial locality
- C. Access of A has spatial locality, sum has temporal locality
- D. Both A and sum have spatial locality
- E. Both A and sum have spatial locality, and sum also has temporal locality



- Spatial locality application tends to visit nearby stuffs in the memory
 - Code the current instruction, and then PC + 4

Most of time, your program is just visiting a very small amount of data/instructions within Code — loops, freque given window

Data — the same data can be read/write many times

Architecting the Cache


Processor Load/store only access a "word" each time

oad 0x000A

Core

Registers


0x0000																	-							
0x1000	AAAA	BBBB	CCCC	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	CCCC	DDDD	EEEE	FFFF	GGGG	ннн
0x2000	AAAA	BBBB	сссс	DDDD	EEEE	FFFF	GGGG	НННН	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	нннн	AAAA	BBBB	cccc	DDDD	EEEE	FFFF	GGGG	ННН
0x3000																								
0x4000																			 					
0x5000																								
0x6000																								
0x7000																			 					
0x8000																								
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• • •	• •	• • •	• •
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	• •	• •	• •	•	• •	•
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	• •	• •	• • •	• •	• •	• • •	• •	• •	• • •	• •	• •	• •	• •	• •	• • •	• •	• • •	• •	• •	• •	• •	• •	• •	• • •
																								




			block is	s 16 bytes	SRA	3B CCDD	"Logically" par memory space blocks"	
BEEDE CCCC DUDU CECC DUDU DUDU	And Base Corr Vace </th <th>AAAA BBBB CCCC DDDD</th> <th>D E EE FFFF GGG</th> <th>GG HHHH AABB CCDD I</th> <th>EEFF GGHH EEEE FFFF GGC</th> <th>GG HHHH AAAA BBBB CCCC DDDD EEEE FFFF GO</th> <th>GGGG HHH AAAA BBBB CCCC DDDD E EE FFFF (</th> <th>GGGG HHHI</th>	AAAA BBBB CCCC DDDD	D E EE FFFF GGG	GG HHHH AABB CCDD I	EEFF GGHH EEEE FFFF GGC	GG HHHH AAAA BBBB CCCC DDDD EEEE FFFF GO	GGGG HHH AAAA BBBB CCCC DDDD E EE FFFF (GGGG HHHI
	I I	AAAA BBBB CCCC DDDD	EEEE FFFF GGG	эд нннн аааа вввв с	CCCC DDDD EEEE FFFF GGC	GG HHHH AAAA BBBB CCCC DDDD EEEE FFFF GC	GGGG HHHH AAAA BBBB CCCC DDDD EEEE FFFF (GGGG HHHI
	I I							
				+				
				+				
· · · · · · · · · · · · · · · · · · ·				, 				• • • •
• • • • • • • • • • • • • • • • • • •			• •	, , , , , , , , , , , , , , , , , , ,				• •



××××××××××××× $\times \times \times$ 23456789ABCDEF This is CS 203: **r** Architecture! This is CS 203: Advanced Compute **r** Architecture! This is CS 203: Advanced Compute **r** Architecture! This is CS 203: Advanced Compute **r** Architecture! This is CS 203: **r** Architecture! This is CS 203:




Tell if the block here can be used



nap	pe	d	cac	he
0 123	da	ata		
This				
Advar	nced	Com	oute	
r Arc	chite	ectu	re!	
This	is (CS 2	03:	
Advar	nced	Com	pute	
r Arc	chite	ectu	re!	
This	is (CS 2	03:	
Advar	nced	Com	oute	
r Arc	chite	ectu	re!	
This	is (CS 2	03:	
Advar	nced	Com	oute	
r Arc	chite	ectu	re!	
This	is (CS 2	03:	
Advar	nced	Com	oute	
r Arc	chite	ectu	re!	
This	is (CS 2	03:	
				-

Way-associative cache





C = ABS

- C: Capacity in data arrays
- A: Way-Associativity how many blocks within a set
 - N-way: N blocks in a set, A = N
 - 1 for direct-mapped cache
- **B**: **B**lock Size (Cacheline)
 - How many bytes in a block
- S: Number of Sets:
 - A set contains blocks sharing the same index
 - 1 for fully associate cache



Corollary of C = ABS

block set index offset tag 0b000100000100100

memory address:

- number of bits in block offset lg(B)
- number of bits in set index: lg(S)
- tag bits: address_length lg(S) lg(B)
 - address_length is 32 bits for 32-bit machine
- (address / block_size) % S = set index



AMD Phenom II

- L1 data (D-L1) cache configuration of AMD Phenom II
 - Size 64KB, 2-way set associativity, 64B block
 - Assume 64-bit memory address
 - Which of the following is correct?
 - A. Tag is 49 bits
 - B. Index is 8 bits
 - C. Offset is 7 bits
 - D. The cache has 1024 sets
 - E. None of the above

AMD Phenom II

- L1 data (D-L1) cache configuration of AMD Phenom II
 - Size 64KB, 2-way set associativity, 64B block
 - Assume 64-bit memory address
 - Which of the following is correct?
 - A. Tag is 49 bits
 - B. Index is 8 bits
 - C. Offset is 7 bits
 - D. The cache has 1024 sets
 - E. None of the above



AMD Phenom II

- L1 data (D-L1) cache configuration of AMD Phenom II
 - Size 64KB, 2-way set associativity, 64B block
 - Assume 64-bit memory address
 - Which of the following is correct?
 - A. Tag is 49 bits
 - B. Index is 8 bits
 - C. Offset is 7 bits
 - D. The cache has 1024 sets
 - E. None of the above

C = ABS

- 64KB = 2 * 64 * S
 - S = 512
- offset = lg(64) = 6 bits
- index = lg(512) = 9 bits
- tag = 64 lg(512) lg(64) = 49 bits

Announcement

- Assignment #1 due tonight
 - Assignments SHOULD BE done individually if discussed with others, make sure their names on your submission
 - We will drop your least performing assignment as well
 - Attendance counts as one assignment
- Reading guiz due Wednesday before the lecture
 - We will drop two of your least performing reading quizzes
 - You have two shots, both unlimited time
- Joel Emer's Talk next Monday @ 11am
 - We will not have a lecture next Monday to encourage you attend Joel Emer's talk
 - If you capture a screen shot and submit it through iLearn, you will receive a full credit reading quiz
 - The talk cannot be broadcasted on YouTube due to the license constraint
- Office Hours on Zoom (the office hour link, not the lecture one)
 - Walk-in, no appointment is necessary
 - Hung-Wei/Prof. Usagi: M 8p-9p, W 2p-3p
 - Quan Fan: F 1p-3p

Computer Science & Engineering





