

Data Hazards & Dynamic Instruction Scheduling (I)

Hung-Wei Tseng

Outline

- Data hazards
- Tomasulo's algorithm

Recap: Which swap is faster?

A

```
void regswap(int* a, int* b) {  
    int temp = *a;  
    *a = *b;  
    *b = temp;  
}
```

B

```
void xorswap(int* a, int* b) {  
    *a ^= *b;  
    *b ^= *a;  
    *a ^= *b;  
}
```

- Both version A and B swaps content pointed by a and b correctly. Which version of code would have better performance?

A. Version A

B. Version B

C. They are about the same (sometimes A is faster, sometimes B is)

Data hazards

Data hazards


- An instruction currently in the pipeline cannot receive the “logically” correct value for execution
- Data dependencies
 - The output of an instruction is the input of a later instruction
 - May result in data hazard if the later instruction that consumes the result is still in the pipeline


Solution 1: Let's try "stall" again

- Whenever the input is not ready when the consumer is decoding, just stall — the consumer stays at ID.

Solution 2: Data forwarding

- Add logics/wires to forward the desired values to the demanding instructions
- In our five stage pipeline — if the instruction entering the EXE stage consumes a result from a previous instruction that is entering MEM stage or WB stage
 - A source of the instruction entering EXE stage is the destination of an instruction entering MEM/WB stage
 - The previous instruction must be an instruction that updates register file





Dynamic instruction scheduling/ Out-of-order (OoO) execution

Tips of drawing a pipeline diagram

- Each instruction has to go through all 5 pipeline stages: IF, ID, EXE, MEM, WB in order — only valid if it's single-issue, RISC-V 5-stage pipeline
- An instruction can enter the next pipeline stage in the next cycle if
 - No other instruction is occupying the next stage
 - This instruction has completed its own work in the current stage
 - The next stage has all its inputs ready
- Fetch a new instruction only if
 - We know the next PC to fetch
 - We can predict the next PC
 - Flush an instruction if the branch resolution says it's mis-predicted.


What do you need to execution an instruction?

- Whenever the instruction is decoded — put decoded instruction somewhere
- Whenever the inputs are ready — **all data dependencies are resolved**
- Whenever the target functional unit is available

Scheduling instructions: based on data dependencies

- Draw the data dependency graph, put an arrow if an instruction depends on the other.

① ld X6, 0(X10)
② add X7, X6, X12
③ sd X7, 0(X10)
④ addi X10, X10, 8
⑤ bne X10, X5, LOOP
⑥ ld X6, 0(X10)
⑦ add X7, X6, X12
⑧ sd X7, 0(X10)
⑨ addi X10, X10, 8
⑩ bne X10, X5, LOOP




- **In theory**, instructions without dependencies can be executed in parallel or out-of-order
- Instructions with dependencies can never be reordered

False dependencies

- We are still limited by **false dependencies**
- They are not “true” dependencies because they don’t have an arrow in data dependency graph
 - **WAR (Write After Read):** a later instruction overwrites the source of an earlier one
 - 4 and 1 4 and 3, 6 and 2, 7 and 3, 9 and 5, 9 and 6, 9 and 8
 - **WAW (Write After Write):** a later instruction overwrites the output of an earlier one
 - 6 and 1, 7 and 2

```
①    ld    X6, 0(X10)
②    add   X7, X6, X12
③    sd    X7, 0(X10)
④    addi  X10, X10, 8
⑤    bne   X10, X5, LOOP
⑥    ld    X6, 0(X10)
⑦    add   X7, X6, X12
⑧    sd    X7, 0(X10)
⑨    addi  X10, X10, 8
⑩    bne   X10, X5, LOOP
```

60



Out-of-order execution

- Any sequence of instructions has set of RAW, WAW, and WAR hazards that constrain its execution.
- Can we design a processor that extracts as much parallelism as possible, while still respecting these dependences?

IBM

360



Tomasulo's Algorithm

IBM 360 Model 91

- The most powerful commercialized machine in 1968

IBM 360


System 360

CDC 6600

- The first machine with out-of-order execution.
- With performance of up to 3 "M" FLOPS
- It uses score-boarding to achieve so.
 - Instruction storage added to each functional execution unit
 - Instructions issue to FU when no structural hazards, begin execution when dependences satisfied. Thus, instructions issued to different FUs can execute out of order.
 - "scoreboard" tracks RAW, WAR, WAW hazards, tells each instruction when to proceed.
 - No forwarding
 - No register renaming


Pipeline in Tomasulo

- Dispatch (D) — allocate a “reservation station” for a decoded instruction
- Issue (I) — collect pending values/branch outcome from common data bus
- Execute (INT, AQ/AQ/MEM, M1/M2/M3, BR) — send the instruction to its corresponding pipeline if no structural hazards
- Write Back (WB) — broadcast the result through CDB



Overview of a processor supporting Tomasulo's algorithm

Fetch/decode instruction ↴



Tomasulo in motion

- ① ld X6, 0(X10)
- ② add X7, X6, X12
- ③ sd X7, 0(X10)
- ④ addi X10, X10, 8
- ⑤ bne X10, X5, LOOP
- ⑥ ld X6, 0(X10)
- ⑦ add X7, X6, X12
- ⑧ sd X7, 0(X10)
- ⑨ addi X10, X10, 8
- ⑩ bne X10, X5, LOOP

	INST	Vj	Vk	Vst	Qj	Qk	Qst	A	Inst #
LD1									
LD2									
LD3									
ST1									
ST2									
ST3									
ADD1									
ADD2									
MUL1									
MUL2									
BR									

	RSV #	Value	Spec?
X5			
X6			
X7			
X10			
X12			

Tomasulo in motion

- ① ld X6, 0(X10) D
- ② add X7, X6, X12
- ③ sd X7, 0(X10)
- ④ addi X10, X10, 8
- ⑤ bne X10, X5, LOOP
- ⑥ ld X6, 0(X10)
- ⑦ add X7, X6, X12
- ⑧ sd X7, 0(X10)
- ⑨ addi X10, X10, 8
- ⑩ bne X10, X5, LOOP

	INST	Vj	Vk	Vst	Qj	Qk	Qst	A	Inst #
LD1	ld	0	[X10]						1
LD2									
LD3									
ST1									
ST2									
ST3									
ADD1									
ADD2									
MUL1									
MUL2									
BR									

	RSV #	Value	Spec?
X5			
X6	LD1		
X7			
X10			
X12			

Tomasulo in motion

- ① ld X6, 0(X10)
- ② add X7, X6, X12
- ③ sd X7, 0(X10)
- ④ addi X10, X10, 8
- ⑤ bne X10, X5, LOOP
- ⑥ ld X6, 0(X10)
- ⑦ add X7, X6, X12
- ⑧ sd X7, 0(X10)
- ⑨ addi X10, X10, 8
- ⑩ bne X10, X5, LOOP

D	AQ
	D

	INST	Vj	Vk	Vst	Qj	Qk	Qst	A	Inst #
LD1	ld	0	[X10]						1
LD2									
LD3									
ST1									
ST2									
ST3									
ADD1	add		[X12]				LD1		2
ADD2									
MUL1									
MUL2									
BR									

	RSV #	Value	Spec?
X5			
X6	LD1		
X7	ADD1		
X10			
X12			

Tomasulo in motion

① ld X6, 0(X10)
② add X7, X6, X12
③ sd X7, 0(X10)
④ addi X10, X10, 8
⑤ bne X10, X5, LOOP
⑥ ld X6, 0(X10)
⑦ add X7, X6, X12
⑧ sd X7, 0(X10)
⑨ addi X10, X10, 8
⑩ bne X10, X5, LOOP

D	AQ	AR
	D	I
		D

	INST	Vj	Vk	Vst	Qj	Qk	Qst	A	Inst #
LD1	ld	0	[X10]						1
LD2									
LD3									
ST1	sd	0	[X10]				ADD1		3
ST2									
ST3									
ADD1	add		[X12]				LD1		2
ADD2									
MUL1									
MUL2									
BR									

	RSV #	Value	Spec?
X5			
X6	LD1		
X7	ADD1		
X10			
X12			

Tomasulo in motion

- ① ld X6, 0(X10)
- ② add X7, X6, X12
- ③ sd X7, 0(X10)
- ④ addi X10, X10, 8
- ⑤ bne X10, X5, LOOP
- ⑥ ld X6, 0(X10)
- ⑦ add X7, X6, X12
- ⑧ sd X7, 0(X10)
- ⑨ addi X10, X10, 8
- ⑩ bne X10, X5, LOOP

D	AQ	AR	I
	D	I	I
		D	AQ
			D

	INST	Vj	Vk	Vst	Qj	Qk	Qst	A	Inst #
LD1	ld	0	[X10]						1
LD2									
LD3									
ST1	sd	0	[X10]				ADD1		3
ST2									
ST3									
ADD1	add		[X12]			LD1			2
ADD2	addi	8	[X10]						4
MUL1									
MUL2									
BR									

	RSV #	Value	Spec?
X5			
X6	LD1		
X7	ADD1		
X10	ADD2		
X12			

Tomasulo in motion

- ① ld X6, 0(X10)
- ② add X7, X6, X12
- ③ sd X7, 0(X10)
- ④ addi X10, X10, 8
- ⑤ bne X10, X5, LOOP
- ⑥ ld X6, 0(X10)
- ⑦ add X7, X6, X12
- ⑧ sd X7, 0(X10)
- ⑨ addi X10, X10, 8
- ⑩ bne X10, X5, LOOP


D	AQ	AR	I	MEM
	D	I	I	I
		D	AQ	AR
			D	I
				D

	INST	Vj	Vk	Vst	Qj	Qk	Qst	A	Inst #
LD1	ld	0	[X10]						1
LD2									
LD3									
ST1	sd	0	[X10]				ADD1		3
ST2									
ST3									
ADD1	add		[X12]			LD1			2
ADD2	addi	8	[X10]						4
MUL1									
MUL2									
BR	bne		[X5]			ADD2			5

	RSV #	Value	Spec?
X5			
X6	LD1		
X7	ADD1		
X10	ADD2		
X12			

Tomasulo in motion

- ① ld X6, 0(X10)
- ② add X7, X6, X12
- ③ sd X7, 0(X10)
- ④ addi X10, X10, 8
- ⑤ bne X10, X5, LOOP
- ⑥ ld X6, 0(X10)
- ⑦ add X7, X6, X12
- ⑧ sd X7, 0(X10)
- ⑨ addi X10, X10, 8
- ⑩ bne X10, X5, LOOP




addi is now ahead of **add**!

	INST	Vj	Vk	Vst	Qj	Qk	Qst	A	Inst #
LD1	ld	0	[X10]						1
LD2	ld	0			ADD2				6
LD3									
ST1	sd	0	[X10]				ADD1		3
ST2									
ST3									
ADD1	add	LD1	[X12]						2
ADD2	addi	8	[X10]						4
MUL1									
MUL2									
BR	bne		[X5]		ADD2				5

	RSV #	Value	Spec?
X5			
X6	LD2	LD1	1
X7	ADD1		
X10	ADD2		
X12			

Tomasulo in motion

- ① ld X6, 0(X10)
- ② add X7, X6, X12
- ③ sd X7, 0(X10)
- ④ addi X10, X10, 8
- ⑤ bne X10, X5, LOOP
- ⑥ ld X6, 0(X10)
- ⑦ add X7, X6, X12
- ⑧ sd X7, 0(X10)
- ⑨ addi X10, X10, 8
- ⑩ bne X10, X5, LOOP




no reservation station for add!

	INST	Vj	Vk	Vst	Qj	Qk	Qst	A	Inst #
LD1	ld	0	[X10]						1
LD2	ld	0	ADD2						6
LD3									
ST1	sd	0	[X10]				ADD1		3
ST2									
ST3									
ADD1	add	LD1	[X12]						2
ADD2	addi	8	[X10]						4
MUL1									
MUL2									
BR	bne	ADD2	[X5]						5

	RSV #	Value	Spec?
X5			
X6	LD2		1
X7	ADD1		
X10		ADD2	
X12			

Tomasulo in motion

- ① ld X6, 0(X10)
- ② add X7, X6, X12
- ③ sd X7, 0(X10)
- ④ addi X10, X10, 8
- ⑤ bne X10, X5, LOOP
- ⑥ ld X6, 0(X10)
- ⑦ add X7, X6, X12
- ⑧ sd X7, 0(X10)
- ⑨ addi X10, X10, 8
- ⑩ bne X10, X5, LOOP



addi is finished
ahead of **add** and **sd**!

	INST	Vj	Vk	Vst	Qj	Qk	Qst	A	Inst #
LD1	ld	0	[X10]						1
LD2	ld	0	ADD2						6
LD3									
ST1	sd	0	[X10]	ADD1					3
ST2									
ST3									
ADD1	add	LD1	[X12]						2
ADD2	add		[X12]			[LD2]			7
MUL1									
MUL2									
BR	bne	ADD2	[X5]						5

	RSV #	Value	Spec?
X5			
X6	LD2		1
X7	ADD2	ADD1	1
X10		ADD2	
X12			

Tomasulo in motion

Instruction	Op	Op2	Op3	Op4	Op5	Op6	Op7	Op8	Op9	Op10
①	ld	X6, 0(X10)	D	AQ	AR	I	MEM	WB		
②	add	X7, X6, X12		D	I	I	I	I	INT	WB
③	sd	X7, 0(X10)			D	AQ	AR	I	I	I
④	addi	X10, X10, 8				D	I	INT	WB	
⑤	bne	X10, X5, LOOP					D	I	I	BR
⑥	ld	X6, 0(X10)						D	AQ	AR
⑦	add	X7, X6, X12							D	D
⑧	sd	X7, 0(X10)								D
⑨	addi	X10, X10, 8								
⑩	bne	X10, X5, LOOP								

	INST	Vj	Vk	Vst	Qj	Qk	Qst	A	Inst #
LD1	ld	0	[X10]						1
LD2	ld	0	ADD2						6
LD3									
ST1	sd	0	[X10]	ADD1					3
ST2	sd	0	[X10]				ADD2		8
ST3									
ADD1	add	LD1	[X12]						2
ADD2	add		[X12]		[LD2]				7
MUL1									
MUL2									
BR	bne	ADD2	[X5]						5

	RSV #	Value	Spec?
X5			
X6	LD2		
X7	ADD2		
X10		ADD2	
X12			

Tomasulo in motion

[illegible]

	INST	Vj	Vk	Vst	Qj	Qk	Qst	A	Inst #
LD1	ld	0	[X10]						1
LD2	ld	0	ADD2						6
LD3									
ST1	sd	0	[X10]	ADD1					3
ST2	sd	0	[X10]				ADD2		8
ST3									
ADD1	add	8	ADD2						9
ADD2	add		[X12]		[LD2]				7
MUL1									
MUL2									
BR	bne	ADD2	[X5]						5

	RSV #	Value	Spec?
X5			
X6	LD2		
X7	ADD2		
X10	ADD1		
X12			

Tomasulo in motion

①	ld	X6,0(X10)	D	AQ	AR	I	MEM	WB																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
---	----	-----------	---	----	----	---	-----	----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Tomasulo in motion

[illegible]

Tomasulo in motion

①	ld	X6,0(X10)	D	AQ	AR	I	MEM	WB																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											</
---	----	-----------	---	----	----	---	-----	----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

Tomasulo in motion

①	ld	X6,0(X10)	D	AQ	AR	I	MEM	WB																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
---	----	-----------	---	----	----	---	-----	----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Tomasulo in motion

Instruction	Op	OpC	OpR	OpI	OpM	OpW	OpB	OpC	OpR	OpI	OpM	OpW	OpB	OpC	OpR	OpI	OpM	OpW	OpB
①	ld	X6,0(X10)	D	AQ	AR	I	MEM	WB											
②	add	X7,X6,X12		D	I	I	I	I	INT	WB									
③	sd	X7,0(X10)			D	AQ	AR	I	I	I	MEM	WB							
④	addi	X10,X10,8				D	I	INT	WB										
⑤	bne	X10,X5,LOOP					D	I	I	BR	WB								
⑥	ld	X6,0(X10)						D	AQ	AR	I	MEM	WB						
⑦	add	X7,X6,X12							D	D	I	I	I	INT	WB				
⑧	sd	X7,0(X10)									D	AQ	AR	I	I	MEM			
⑨	addi	X10,X10,8										D	I	I	INT	WB			
⑩	bne	X10,X5,LOOP											D	I	I	I	BR		

	INST	Vj	Vk	Vst	Qj	Qk	Qst	A	Inst #
LD1	ld	0	[X10]						1
LD2	ld	0	ADD2						6
LD3									
ST1	sd	0	[X10]	ADD1					3
ST2	sd	0	[X10]	ADD2					8
ST3									
ADD1	add	8	ADD2						9
ADD2	add		[X12]		[LD2]				7
MUL1									
MUL2									
BR	br		[X5]	ADD1					10

	Inst. #	Inst. value	Spec. #
X5			
X6		LD2	
X7		ADD2	
X10		ADD1	
X12			

Takes 13 cycles to issue all instructions

Instruction Execution Flow:

Inst #	Inst	Vj	Vk	Inst #	Inst	Vj	Vk
1	ld	0	[X10]	6	ld	0	ADD2
2	add	0	ADD2	7	add	8	ADD2
3	sd	0	[X10]	8	sd	0	ADD2
4	addi	8	ADD2	9	add	8	ADD2
5	bne	0	ADD2	10	bne	0	ADD2

Data Hazard Example:

Inst	Vj	Vk
LD1	0	[X10]
LD2	0	ADD2
ST1	0	[X10]
ST2	0	ADD2
ST3		
ADD1	8	ADD2
ADD2		[X12]
MUL1		
MUL2		
BR		[X5]

Annotation: LD2 and ADD2 are connected by a red line, indicating a data hazard.

Register renaming

- K. C. Yeager, "The Mips R10000 superscalar microprocessor," in IEEE Micro, vol. 16, no. 2, pp. 28-41, April 1996.
- R. E. Kessler, "The Alpha 21264 microprocessor," in IEEE Micro, vol. 19, no. 2, pp. 24-36, March-April 1999.

Tomasulo in motion

Inst #	Inst	Vj	Vk	Vet	Qj	Qk	Qst	A	Inst #	new value	spec
LD1	ld	0	[X10]						1		
LD2	ld	0	ADD2						6		
LD3											
ST1	sd	0	[X10]	ADD1					3		
ST2	sd	0	[X10]	ADD2					8		
ST3											
ADD1	add	8	ADD2						9		
ADD2	add		[X12]		[LD2]				7		
MUL1											
MUL2											
BR	br		[X5]	ADD1					10		


Recap: Why is B better than A?

A

```
inline int popcount(uint64_t x){
    int c=0;
    while(x) {
        c += x & 1;
        x = x >> 1;
    }
    return c;
}
```


B

```
inline int popcount(uint64_t x) {
    int c = 0;
    while(x) {
        c += x & 1;
        x = x >> 1;
        c += x & 1;
        x = x >> 1;
        c += x & 1;
        x = x >> 1;
        c += x & 1;
        x = x >> 1;
    }
    return c;
}
```




```
and    x2, x1, 1
add    x3, x3, x2
shr    x1, x1, 1
bne    x1, x0, LOOP
```

4*n instructions



```
and    x2, x1, 1
add    x3, x3, x2
shr    x1, x1, 1
and    x2, x1, 1
add    x3, x3, x2
shr    x1, x1, 1
and    x2, x1, 1
add    x3, x3, x2
shr    x1, x1, 1
bne    x1, x0, LOOP
```

13*(n/4) = 3.25*n instructions




```
and    x2, x1, 1
shr    x4, x1, 1
shr    x5, x1, 2
shr    x6, x1, 3
shr    x1, x1, 4
and    x7, x4, 1
and    x8, x5, 1
and    x9, x6, 1
add    x3, x3, x2
add    x3, x3, x7
add    x3, x3, x8
add    x3, x3, x9
bne    x1, x0, LOOP
```

92 Only one branch for four iterations in A

Recap: Why is B better than A?

```
and x2, x1, 1
add x3, x3, x2
shr x1, x1, 1
and x2, x1, 1
add x3, x3, x2
shr x1, x1, 1
and x2, x1, 1
add x3, x3, x2
shr x1, x1, 1
and x2, x1, 1
add x3, x3, x2
shr x1, x1, 1
bne x1, x0, LOOP
```




```
and x2, x1, 1
shr x4, x1, 1
shr x5, x1, 2
shr x6, x1, 3
shr x1, x1, 4
and x7, x4, 1
and x8, x5, 1
and x9, x6, 1
add x3, x3, x2
add x3, x3, x7
add x3, x3, x8
add x3, x3, x9
bne x1, x0, LOOP
```

Register renaming

- Decouple “reservation stations” from functional units
- Provide a set of “physical registers” and a mapping table mapping “architectural registers” to “physical registers”
- Allocate a physical register for a new output
- Stages
 - Dispatch/Rename (R) — allocate a “physical register” for the output of a decoded instruction
 - Issue (I) — collect pending values/branch outcome from common data bus
 - Execute (INT, AQ/AQ/MEM, M1/M2/M3, BR) — send the instruction to its corresponding pipeline if no structural hazards
 - Write Back (WB) — broadcast the result through CDB

Overview of a processor supporting register renaming

Fetch/decode instruction →



Register renaming in motion

R

- ① ld X6, 0(X10)
- ② add X7, X6, X12
- ③ sd X7, 0(X10)
- ④ addi X10, X10, 8
- ⑤ bne X10, X5, LOOP
- ⑥ ld X6, 0(X10)
- ⑦ add X7, X6, X12
- ⑧ sd X7, 0(X10)
- ⑨ addi X10, X10, 8
- ⑩ bne X10, X5, LOOP

Renamed instruction		
1	ld	P1, 0(X10)
2		
3		
4		
5		
6		
7		
8		
9		
10		

Physical Register	
X5	
X6	P1
X7	
X10	
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2				P7			
P3				P8			
P4				P9			
P5				P10			

Register renaming in motion

①	ld	X6, 0(X10)	R	I
②	add	X7, X6, X12		R
③	sd	X7, 0(X10)		
④	addi	X10, X10, 8		
⑤	bne	X10, X5, LOOP		
⑥	ld	X6, 0(X10)		
⑦	add	X7, X6, X12		
⑧	sd	X7, 0(X10)		
⑨	addi	X10, X10, 8		
⑩	bne	X10, X5, LOOP		

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3		
4		
5		
6		
7		
8		
9		
10		

Physical Register	
X5	
X6	P1
X7	P2
X10	
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3				P8			
P4				P9			
P5				P10			

Register renaming in motion

①	ld	X6, 0(X10)	R	I	AR
②	add	X7, X6, X12		R	I
③	sd	X7, 0(X10)			R
④	addi	X10, X10, 8			
⑤	bne	X10, X5, LOOP			
⑥	ld	X6, 0(X10)			
⑦	add	X7, X6, X12			
⑧	sd	X7, 0(X10)			
⑨	addi	X10, X10, 8			
⑩	bne	X10, X5, LOOP			

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4		
5		
6		
7		
8		
9		
10		

Physical Register	
X5	
X6	P1
X7	P2
X10	
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3				P8			
P4				P9			
P5				P10			

Register renaming in motion

①	ld	X6, 0(X10)	R	I	AR	LSQ
②	add	X7, X6, X12		R	I	I
③	sd	X7, 0(X10)			R	I
④	addi	X10, X10, 8				R
⑤	bne	X10, X5, LOOP				
⑥	ld	X6, 0(X10)				
⑦	add	X7, X6, X12				
⑧	sd	X7, 0(X10)				
⑨	addi	X10, X10, 8				
⑩	bne	X10, X5, LOOP				

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5		
6		
7		
8		
9		
10		

Physical Register	
X5	
X6	P1
X7	P2
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3	0		1	P8			
P4				P9			
P5				P10			

Register renaming in motion

①	ld	X6, 0(X10)	R	I	AR	LSQ	MEM
②	add	X7, X6, X12		R	I	I	I
③	sd	X7, 0(X10)			R	I	I
④	addi	X10, X10, 8				R	I
⑤	bne	X10, X5, LOOP					R
⑥	ld	X6, 0(X10)					
⑦	add	X7, X6, X12					
⑧	sd	X7, 0(X10)					
⑨	addi	X10, X10, 8					
⑩	bne	X10, X5, LOOP					

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6		
7		
8		
9		
10		

Physical Register	
X5	
X6	P1
X7	P2
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3	0		1	P8			
P4				P9			
P5				P10			

Register renaming in motion

①	ld	X6, 0(X10)	R	I	AR	LSQ	MEM	WB
②	add	X7, X6, X12		R	I	I	I	I
③	sd	X7, 0(X10)			R	I	I	I
④	addi	X10, X10, 8				R	I	INT
⑤	bne	X10, X5, LOOP					R	I
⑥	ld	X6, 0(X10)						R
⑦	add	X7, X6, X12						
⑧	sd	X7, 0(X10)						
⑨	addi	X10, X10, 8						
⑩	bne	X10, X5, LOOP						

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7		
8		
9		
10		

Physical Register	
X5	
X6	P1
X7	P2
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	0		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5				P10			

Register renaming in motion

①	ld	X6, 0(X10)	R	I	AR	LSQ	MEM	WB	
②	add	X7, X6, X12		R	I	I	I	I	INT
③	sd	X7, 0(X10)			R	I	I	I	I
④	addi	X10, X10, 8				R	I	INT	WB
⑤	bne	X10, X5, LOOP					R	I	I
⑥	ld	X6, 0(X10)						R	I
⑦	add	X7, X6, X12							R
⑧	sd	X7, 0(X10)							
⑨	addi	X10, X10, 8							
⑩	bne	X10, X5, LOOP							

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8		
9		
10		

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	0		1	P7			
P3	1		1	P8			
P4	0		1	P9			
P5	0		1	P10			

Register renaming in motion

①	ld	X6, 0(X10)	R	I	AR	LSQ	MEM	WB		
②	add	X7, X6, X12		R	I	I	I	I	INT	WB
③	sd	X7, 0(X10)			R	I	I	I	I	I
④	addi	X10, X10, 8				R	I	INT	WB	
⑤	bne	X10, X5, LOOP					R	I	I	BR
⑥	ld	X6, 0(X10)						R	I	AR
⑦	add	X7, X6, X12							R	I
⑧	sd	X7, 0(X10)								R
⑨	addi	X10, X10, 8								
⑩	bne	X10, X5, LOOP								

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9		
10		

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	0		1	P9			
P5	0		1	P10			

Register renaming in motion

①	ld	X6, 0(X10)	R	I	AR	LSQ	MEM	WB										
②	add	X7, X6, X12		R	I	I	I	I	INT	WB								
③	sd	X7, 0(X10)			R	I	I	I	I	I	I	AR						
④	addi	X10, X10, 8				R	I	INT	WB									
⑤	bne	X10, X5, LOOP					R	I	I	BR	WB							
⑥	ld	X6, 0(X10)						R	I	AR	LSQ							
⑦	add	X7, X6, X12							R	I	I							
⑧	sd	X7, 0(X10)								R	I							
⑨	addi	X10, X10, 8										R						
⑩	bne	X10, X5, LOOP																

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10		

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
P3	1		1	P8			
P4	0		1	P9			
P5	0		1	P10			

Register renaming in motion


[illegible]

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
P3	1		1	P8			
P4	0		1	P9			
P5	0		1	P10			

Register renaming in motion




Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	0		1	P10			

Register renaming in motion




Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	1		1
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	0		1	P10			

Register renaming in motion




Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	1		1
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

Register renaming in motion



Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	1		1
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

Register renaming in motion

①	ld	X6, 0(X10)	R	I	AR	LSQ	MEM	WB											
②	add	X7, X6, X12		R	I	I	I	I	INT	WB									
③	sd	X7, 0(X10)			R	I	I	I	I	I	AR	LSQ	MEM						
④	addi	X10, X10, 8				R	I	INT	WB										
⑤	bne	X10, X5, LOOP					R	I	I	BR	WB								
⑥	ld	X6, 0(X10)						R	I	AR	LSQ	MEM	WB						
⑦	add	X7, X6, X12							R	I	I	I	I	INT	WB				
⑧	sd	X7, 0(X10)								R	I	I	I	I	I	AR	LSQ		
⑨	addi	X10, X10, 8									R	I	INT	WB					
⑩	bne	X10, X5, LOOP										R	I	I	BR	WB			


Renamed instruction	
1	ld P1, 0(X10)
2	add P2, P1, X12
3	sd P2, 0(X10)
4	addi P3, X10, 8
5	bne P3, X5, LOOP
6	ld P4, 0(P3)
7	add P5, P1, X12
8	sd P5, 0(P3)
9	addi P6, P3, 8
10	bne P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	1		1
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

Register renaming in motion

- ① ld X6, 0(X10)
- ② add X7, X6, X12
- ③ sd X7, 0(X10)
- ④ addi X10, X10, 8
- ⑤ bne X10, X5, LOOP
- ⑥ ld X6, 0(X10)
- ⑦ add X7, X6, X12
- ⑧ sd X7, 0(X10)
- ⑨ addi X10, X10, 8
- ⑩ bne X10, X5, LOOP



Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)



Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	1		1
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

Through data flow graph analysis

① ld X6, 0(X10)
② add X7, X6, X12
③ sd X7, 0(X10)
④ addi X10, X10, 8
⑤ bne X10, X5, LOOP
⑥ ld X6, 0(X10)
⑦ add X7, X6, X12
⑧ sd X7, 0(X10)
⑨ addi X10, X10, 8
⑩ bne X10, X5, LOOP

Instruction Queue



INT — 2 cycles for depending instruction to start
MEM — 4 cycles for the depending instruction to start
MUL/DIV — 4 cycles for the depending instruction to start
BR — 2 cycles to resolve

Register renaming in motion

- ①

ld

X10, 8(X10)

R
- ②

addi

X7, X7, 1
- ③

bne

X10, X0, LOOP
- ④

ld

X10, 8(X10)
- ⑤

addi

X7, X7, 1
- ⑥

bne

X10, X0, LOOP
- ⑦

ld

X10, 8(X10)
- ⑧

addi

X7, X7, 1
- ⑨

bne

X10, X0, LOOP

Renamed instruction		
1	ld	P1, 0(X10)
2		
3		
4		
5		
6		
7		
8		
9		
10		

Physical Register	
X5	
X6	P1
X7	
X10	
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2				P7			
P3				P8			
P4				P9			
P5				P10			

Register renaming in motion

- ① ld X10, 8(X10)
- ② addi X7, X7, 1
- ③ bne X10, X0, LOOP
- ④ ld X10, 8(X10)
- ⑤ addi X7, X7, 1
- ⑥ bne X10, X0, LOOP
- ⑦ ld X10, 8(X10)
- ⑧ addi X7, X7, 1
- ⑨ bne X10, X0, LOOP

R	I
	R

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, X7, 1
3		
4		
5		
6		
7		
8		
9		
10		

Physical Register	
X5	
X6	P1
X7	P2
X10	
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3				P8			
P4				P9			
P5				P10			

Register renaming in motion

- ① ld X10, 8(X10)
- ② addi X7, X7, 1
- ③ bne X10, X0, LOOP
- ④ ld X10, 8(X10)
- ⑤ addi X7, X7, 1
- ⑥ bne X10, X0, LOOP
- ⑦ ld X10, 8(X10)
- ⑧ addi X7, X7, 1
- ⑨ bne X10, X0, LOOP



Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, X7, 1
3	bne	P1, X0, LOOP
4		
5		
6		
7		
8		
9		
10		

Physical Register	
X5	
X6	
X7	P2
X10	P1
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3				P8			
P4				P9			
P5				P10			

Register renaming in motion

- ① ld X10, 8(X10)
- ② addi X7, X7, 1
- ③ bne X10, X0, LOOP
- ④ ld X10, 8(X10)
- ⑤ addi X7, X7, 1
- ⑥ bne X10, X0, LOOP
- ⑦ ld X10, 8(X10)
- ⑧ addi X7, X7, 1
- ⑨ bne X10, X0, LOOP

R	I	AR	LSQ
	R	I	INT
		R	I
			R

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, X7, 1
3	bne	P1, X0, LOOP
4	ld	P3, 0(P1)
5		
6		
7		
8		
9		
10		

Physical Register	
X5	
X6	
X7	P2
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3	0		1	P8			
P4				P9			
P5				P10			

Register renaming in motion

- ① ld X10, 8(X10)
- ② addi X7, X7, 1
- ③ bne X10, X0, LOOP
- ④ ld X10, 8(X10)
- ⑤ addi X7, X7, 1
- ⑥ bne X10, X0, LOOP
- ⑦ ld X10, 8(X10)
- ⑧ addi X7, X7, 1
- ⑨ bne X10, X0, LOOP

R	I	AR	LSQ	MEM
	R	I	INT	WB
		R	I	I
			R	I
				R


Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, X7, 1
3	bne	P1, X0, LOOP
4	ld	P3, 0(P1)
5	add	P4, P2, 1
6		
7		
8		
9		
10		

Physical Register	
X5	
X6	
X7	P4
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	1		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5				P10			

Register renaming in motion

- ① ld X10, 8(X10)
- ② addi X7, X7, 1
- ③ bne X10, X0, LOOP
- ④ ld X10, 8(X10)
- ⑤ addi X7, X7, 1
- ⑥ bne X10, X0, LOOP
- ⑦ ld X10, 8(X10)
- ⑧ addi X7, X7, 1
- ⑨ bne X10, X0, LOOP




Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, X7, 1
3	bne	P1, X0, LOOP
4	ld	P3, 0(P1)
5	add	P4, P2, 1
6	bne	P3, X0, LOOP
7		
8		
9		
10		

Physical Register	
X5	
X6	
X7	P4
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5				P10			

Register renaming in motion




Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, X7, 1
3	bne	P1, X0, LOOP
4	ld	P3, 0(P1)
5	add	P4, P2, 1
6	bne	P3, X0, LOOP
7	ld	P5, 0(P3)
8		
9		
10		

Physical Register	
X5	
X6	
X7	P4
X10	P5
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

Register renaming in motion

- ① ld X10, 8(X10)
- ② addi X7, X7, 1
- ③ bne X10, X0, LOOP
- ④ ld X10, 8(X10)
- ⑤ addi X7, X7, 1
- ⑥ bne X10, X0, LOOP
- ⑦ ld X10, 8(X10)
- ⑧ addi X7, X7, 1
- ⑨ bne X10, X0, LOOP




Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, X7, 1
3	bne	P1, X0, LOOP
4	ld	P3, 0(P1)
5	add	P4, P2, 1
6	bne	P3, X0, LOOP
7	ld	P5, 0(P3)
8	add	P6, P4, 1
9		
10		

Physical Register	
X5	
X6	
X7	P6
X10	P5
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

Register renaming in motion




Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, X7, 1
3	bne	P1, X0, LOOP
4	ld	P3, 0(P1)
5	add	P4, P2, 1
6	bne	P3, X0, LOOP
7	ld	P5, 0(P3)
8	add	P6, P4, 1
9	bne	P5, X0, LOOP
10		

Physical Register	
X5	
X6	
X7	P6
X10	P5
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

Register renaming in motion




Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, X7, 1
3	bne	P1, X0, LOOP
4	ld	P3, 0(P1)
5	add	P4, P2, 1
6	bne	P3, X0, LOOP
7	ld	P5, 0(P3)
8	add	P6, P4, 1
9	bne	P5, X0, LOOP
10		

Physical Register	
X5	
X6	
X7	P6
X10	P5
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

Register renaming in motion



Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, X7, 1
3	bne	P1, X0, LOOP
4	ld	P3, 0(P1)
5	add	P4, P2, 1
6	bne	P3, X0, LOOP
7	ld	P5, 0(P3)
8	add	P6, P4, 1
9	bne	P5, X0, LOOP
10		

Physical Register	
X5	
X6	
X7	P6
X10	P5
X12	


	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

Register renaming in motion

```

① ld      X10, 8(X10)
② addi    X7, X7, 1
③ bne     X10, X0, LOOP
④ ld      X10, 8(X10)
⑤ addi    X7, X7, 1
⑥ bne     X10, X0, LOOP
⑦ ld      X10, 8(X10)
⑧ addi    X7, X7, 1
⑨ bne     X10, X0, LOOP

```



Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, X7, 1
3	bne	P1, X0, LOOP
4	ld	P3, 0(P1)
5	add	P4, P2, 1
6	bne	P3, X0, LOOP
7	ld	P5, 0(P3)
8	add	P6, P4, 1
9	bne	P5, X0, LOOP
10		

	Physical Register
X5	
X6	
X7	P6
X10	P5
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6	0		1
P2	1		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

Super Scalar


Superscalar

- Since we have more functional units now, we should fetch/decode more instructions each cycle so that we can have more instructions to issue!
- Super-scalar: fetch/decode/issue more than one instruction each cycle
 - Fetch width: how many instructions can the processor fetch/decode each cycle
 - Issue width: how many instructions can the processor issue each cycle

Overview of a processor supporting register renaming

Fetch/decode instruction →

What if we widen the pipeline to fetch/issue two instructions at the same time?



2-issue RR processor in motion

- ① ld X6, 0(X10)

R
- ② add X7, X6, X12

R
- ③ sd X7, 0(X10)
- ④ addi X10, X10, 8
- ⑤ bne X10, X5, LOOP
- ⑥ ld X6, 0(X10)
- ⑦ add X7, X6, X12
- ⑧ sd X7, 0(X10)
- ⑨ addi X10, X10, 8
- ⑩ bne X10, X5, LOOP

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3		
4		
5		
6		
7		
8		
9		
10		

Physical Register	
X5	
X6	P1
X7	P2
X10	
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3				P8			
P4				P9			
P5				P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I
②	add	X7, X6, X12	R	I
③	sd	X7, 0(X10)		R
④	addi	X10, X10, 8		R
⑤	bne	X10, X5, LOOP		
⑥	ld	X6, 0(X10)		
⑦	add	X7, X6, X12		
⑧	sd	X7, 0(X10)		
⑨	addi	X10, X10, 8		
⑩	bne	X10, X5, LOOP		

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5		
6		
7		
8		
9		
10		

Physical Register	
X5	
X6	P1
X7	P2
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3	0		1	P8			
P4				P9			
P5				P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR
②	add	X7, X6, X12	R	I	I
③	sd	X7, 0(X10)		R	I
④	addi	X10, X10, 8		R	I
⑤	bne	X10, X5, LOOP			R
⑥	ld	X6, 0(X10)			R
⑦	add	X7, X6, X12			
⑧	sd	X7, 0(X10)			
⑨	addi	X10, X10, 8			
⑩	bne	X10, X5, LOOP			

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7		
8		
9		
10		

Physical Register	
X5	
X6	P1
X7	P2
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5				P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ
②	add	X7, X6, X12	R	I	I	I
③	sd	X7, 0(X10)		R	I	I
④	addi	X10, X10, 8		R	I	INT
⑤	bne	X10, X5, LOOP			R	I
⑥	ld	X6, 0(X10)			R	I
⑦	add	X7, X6, X12				R
⑧	sd	X7, 0(X10)				R
⑨	addi	X10, X10, 8				
⑩	bne	X10, X5, LOOP				

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9		
10		

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM
②	add	X7, X6, X12	R	I	I	I	I
③	sd	X7, 0(X10)		R	I	I	I
④	addi	X10, X10, 8		R	I	INT	WB
⑤	bne	X10, X5, LOOP			R	I	I
⑥	ld	X6, 0(X10)			R	I	I
⑦	add	X7, X6, X12				R	I
⑧	sd	X7, 0(X10)				R	I
⑨	addi	X10, X10, 8					R
⑩	bne	X10, X5, LOOP					R

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3	1		1	P8			
P4	0		1	P9			
P5	0		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB
②	add	X7, X6, X12	R	I	I	I	I	I
③	sd	X7, 0(X10)		R	I	I	I	I
④	addi	X10, X10, 8		R	I	INT	WB	
⑤	bne	X10, X5, LOOP			R	I	I	BR
⑥	ld	X6, 0(X10)			R	I	I	AR
⑦	add	X7, X6, X12				R	I	I
⑧	sd	X7, 0(X10)				R	I	I
⑨	addi	X10, X10, 8					R	I
⑩	bne	X10, X5, LOOP					R	I

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	0		1	P7			
P3	1		1	P8			
P4	0		1	P9			
P5	0		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB	
②	add	X7, X6, X12	R	I	I	I	I	I	INT
③	sd	X7, 0(X10)		R	I	I	I	I	I
④	addi	X10, X10, 8		R	I	INT	WB		
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB
⑥	ld	X6, 0(X10)			R	I	I	AR	AQ
⑦	add	X7, X6, X12				R	I	I	I
⑧	sd	X7, 0(X10)				R	I	I	I
⑨	addi	X10, X10, 8					R	I	I
⑩	bne	X10, X5, LOOP					R	I	I

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	0		1	P7			
P3	1		1	P8			
P4	0		1	P9			
P5	0		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB	
②	add	X7, X6, X12	R	I	I	I	I	I	INT WB
③	sd	X7, 0(X10)		R	I	I	I	I	I
④	addi	X10, X10, 8		R	I	INT	WB		
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB
⑥	ld	X6, 0(X10)			R	I	I	AR	AQ MEM
⑦	add	X7, X6, X12				R	I	I	I
⑧	sd	X7, 0(X10)				R	I	I	I
⑨	addi	X10, X10, 8					R	I	I INT
⑩	bne	X10, X5, LOOP					R	I	I I

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	0		1	P9			
P5	0		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB		
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB
③	sd	X7, 0(X10)		R	I	I	I	I	I	I
④	addi	X10, X10, 8		R	I	INT	WB			
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB	
⑥	ld	X6, 0(X10)			R	I	I	AR	AQ	MEM
⑦	add	X7, X6, X12				R	I	I	I	I
⑧	sd	X7, 0(X10)				R	I	I	I	I
⑨	addi	X10, X10, 8					R	I	I	INT
⑩	bne	X10, X5, LOOP					R	I	I	I

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	0		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB						
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB				
③	sd	X7, 0(X10)		R	I	I	I	I	I	I	AR	AQ		
④	addi	X10, X10, 8		R	I	INT	WB							
⑤	bne	X10, X5, LOOP			R	I	I	I	BR	WB				
⑥	ld	X6, 0(X10)			R	I	I	I	AR	AQ	MEM	WB		
⑦	add	X7, X6, X12				R	I	I	I	I	I	I	INT	
⑧	sd	X7, 0(X10)				R	I	I	I	I	I	I	I	
⑨	addi	X10, X10, 8					R	I	I	INT	WB			
⑩	bne	X10, X5, LOOP					R	I	I	I	I	I	BR	

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	0		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB				
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB		
③	sd	X7, 0(X10)		R	I	I	I	I	I	I	AR	AQ
④	addi	X10, X10, 8		R	I	INT	WB					
⑤	bne	X10, X5, LOOP			R	I	I	I	BR	WB		
⑥	ld	X6, 0(X10)			R	I	I	I	AR	AQ	MEM	WB
⑦	add	X7, X6, X12				R	I	I	I	I	I	INT
⑧	sd	X7, 0(X10)				R	I	I	I	I	I	I
⑨	addi	X10, X10, 8					R	I	I	INT	WB	
⑩	bne	X10, X5, LOOP					R	I	I	I	I	BR

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	0		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB										
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB								
③	sd	X7, 0(X10)		R	I	I	I	I	I	I	AR	AQ	MEM					
④	addi	X10, X10, 8		R	I	INT	WB											
⑤	bne	X10, X5, LOOP			R	I	I	I	BR	WB								
⑥	ld	X6, 0(X10)			R	I	I	I	AR	AQ	MEM	WB						
⑦	add	X7, X6, X12				R	I	I	I	I	I	I	INT	WB				
⑧	sd	X7, 0(X10)				R	I	I	I	I	I	I	I	I				
⑨	addi	X10, X10, 8					R	I	I	INT	WB							
⑩	bne	X10, X5, LOOP					R	I	I	I	I	I	BR	WB				

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB											
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB									
③	sd	X7, 0(X10)		R	I	I	I	I	I	I	AR	AQ	MEM						
④	addi	X10, X10, 8		R	I	INT	WB												
⑤	bne	X10, X5, LOOP			R	I	I	I	BR	WB									
⑥	ld	X6, 0(X10)			R	I	I	I	AR	AQ	MEM	WB							
⑦	add	X7, X6, X12				R	I	I	I	I	I	I	INT	WB					
⑧	sd	X7, 0(X10)					R	I	I	I	I	I	I	I	AR				
⑨	addi	X10, X10, 8						R	I	INT	WB								
⑩	bne	X10, X5, LOOP						R	I	I	I	I	BR	WB					

Takes 10 cycles to issue all instructions

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB										
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB								
③	sd	X7, 0(X10)		R	I	I	I	I	I	I	AR	AQ	MEM					
④	addi	X10, X10, 8		R	I	INT	WB											
⑤	bne	X10, X5, LOOP			R	I	I	I	BR	WB								
⑥	ld	X6, 0(X10)			R	I	I	I	AR	AQ	MEM	WB						
⑦	add	X7, X6, X12				R	I	I	I	I	I	I	INT	WB				
⑧	sd	X7, 0(X10)				R	I	I	I	I	I	I	I	I	AR	AQ		
⑨	addi	X10, X10, 8					R	I	I	INT	WB							
⑩	bne	X10, X5, LOOP					R	I	I	I	I	I	BR	WB				

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB										
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB								
③	sd	X7, 0(X10)		R	I	I	I	I	I	I	AR	AQ	MEM					
④	addi	X10, X10, 8		R	I	INT	WB											
⑤	bne	X10, X5, LOOP			R	I	I	I	BR	WB								
⑥	ld	X6, 0(X10)			R	I	I	I	AR	AQ	MEM	WB						
⑦	add	X7, X6, X12				R	I	I	I	I	I	I	INT	WB				
⑧	sd	X7, 0(X10)				R	I	I	I	I	I	I	I	I	AR	AQ	MEM	WB
⑨	addi	X10, X10, 8					R	I	I	INT	WB							
⑩	bne	X10, X5, LOOP					R	I	I	I	I	I	BR	WB				

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			


What about "linked list"

Static instructions

```
LOOP: ld    X10, 8(X10)
      addi  X7, X7, 1
      bne   X10, X0, LOOP
```

Dynamic instructions

```
① ld    X10, 8(X10)
② addi  X7, X7, 1
③ bne   X10, X0, LOOP
④ ld    X10, 8(X10)
⑤ addi  X7, X7, 1
⑥ bne   X10, X0, LOOP
⑦ ld    X10, 8(X10)
⑧ addi  X7, X7, 1
⑨ bne   X10, X0, LOOP
```



What about "linked list"

- For the following C code and its translation in RISC-V, how many cycles it takes the processor to issue all instructions? Assume the current PC is already at the first instruction and this linked list has only three nodes. This processor can fetch 2 instructions per cycle, with exactly the same register renaming hardware and pipeline as we showed previously.

```
do {
```

```
    number_of_nodes++;
```

```
    current = current->next;
```

```
} while ( current != NULL )
```

```
LOOP: ld    X10, 8(X10)
```

```
      addi   X7, X7, 1
```

```
      bne    X10, X0, LOOP
```

A. 9

B. 10

C. 11

D. 12

E. 13


What about "linked list"

Static instructions

```
LOOP: ld    X10, 8(X10)
      addi  X7, X7, 1
      bne   X10, X0, LOOP
```

Dynamic instructions

```
① ld    X10, 8(X10)
② addi  X7, X7, 1
③ bne   X10, X0, LOOP
④ ld    X10, 8(X10)
⑤ addi  X7, X7, 1
⑥ bne   X10, X0, LOOP
⑦ ld    X10, 8(X10)
⑧ addi  X7, X7, 1
⑨ bne   X10, X0, LOOP
```




Revisit the XOR swap

- For the following RISC-V implementation of the swap function using XOR, how many cycles it takes the processor to issue all instructions? Assume the current PC is already at the first instruction. This processor fetches 2 instruction per cycle, with exactly the same register renaming hardware and pipeline as we showed previously.

```
① ld      X6, 0(X10)
② ld      X7, 0(X11)
③ xor     X6, X6, X7
④ xor     X7, X7, X6
⑤ xor     X6, X6, X7
⑥ sd      X6, 0(X10)
⑦ sd      X7, 0(X11)
```

- A. 4
- B. 6
- C. 8
- D. 10
- E. 12



2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB						
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB				
③	sd	X7, 0(X10)		R	I	AR	AQ	AQ	AQ	AQ	MEM	WB		
④	addi	X10, X10, 8		R	I	INT	WB							
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB					
⑥	ld	X6, 0(X10)		R	I	I	AR	MEM	WB					
⑦	add	X7, X6, X12			R	I	I	I	I	I	INT	WB		
⑧	sd	X7, 0(X10)			R	I	I	AR	AQ	AQ	AQ	AQ	MEM	WB
⑨	addi	X10, X10, 8				R	I	I	INT	WB				
⑩	bne	X10, X5, LOOP				R	I	I	I	I	BR	WB		

What if exception occurs here?

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

Speculative Execution

- Any execution of an instruction before a prior instruction finishes is considered as **speculative execution**
- Because it's speculative, we need to preserve the capability to restore to the states before it's executed
 - Branch mis-prediction
 - Exceptions

Reorder Buffer (ROB)

Reorder buffer/Commit stage

- Reorder buffer — a buffer keep track of the program order of instructions
 - Can be combined with IQ or physical registers — make either as a circular queue
- Commit stage — should the outcome of an instruction be realized
 - An instruction can only leave the pipeline if all it's previous are committed
 - If any prior instruction failed to commit, the instruction should yield it's ROB entry, restore all it's architectural changes

2-issue RR processor in motion

- ① ld X6, 0(X10)
- ② add X7, X6, X12
- ③ sd X7, 0(X10)
- ④ addi X10, X10, 8
- ⑤ bne X10, X5, LOOP
- ⑥ ld X6, 0(X10)
- ⑦ add X7, X6, X12
- ⑧ sd X7, 0(X10)
- ⑨ addi X10, X10, 8
- ⑩ bne X10, X5, LOOP

R
R

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3		
4		
5		
6		
7		
8		
9		
10		

 head
 tail

Physical Register	
X5	
X6	P1
X7	P2
X10	
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3				P8			
P4				P9			
P5				P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I
②	add	X7, X6, X12	R	I
③	sd	X7, 0(X10)		R
④	addi	X10, X10, 8		R
⑤	bne	X10, X5, LOOP		
⑥	ld	X6, 0(X10)		
⑦	add	X7, X6, X12		
⑧	sd	X7, 0(X10)		
⑨	addi	X10, X10, 8		
⑩	bne	X10, X5, LOOP		

Renamed instruction			
1	ld	P1, 0(X10)	head
2	add	P2, P1, X12	
3	sd	P2, 0(X10)	tail
4	addi	P3, X10, 8	
5			
6			
7			
8			
9			
10			

Physical Register	
X5	
X6	P1
X7	P2
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3	0		1	P8			
P4				P9			
P5				P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR
②	add	X7, X6, X12	R	I	I
③	sd	X7, 0(X10)		R	I
④	addi	X10, X10, 8		R	I
⑤	bne	X10, X5, LOOP			R
⑥	ld	X6, 0(X10)			R
⑦	add	X7, X6, X12			
⑧	sd	X7, 0(X10)			
⑨	addi	X10, X10, 8			
⑩	bne	X10, X5, LOOP			

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7		
8		
9		
10		

← head

← tail

Physical Register	
X5	
X6	P1
X7	P2
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5				P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ
②	add	X7, X6, X12	R	I	I	I
③	sd	X7, 0(X10)		R	I	I
④	addi	X10, X10, 8		R	I	INT
⑤	bne	X10, X5, LOOP			R	I
⑥	ld	X6, 0(X10)			R	I
⑦	add	X7, X6, X12				R
⑧	sd	X7, 0(X10)				R
⑨	addi	X10, X10, 8				
⑩	bne	X10, X5, LOOP				

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9		
10		

← head

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3	0		1	P8			
P4	0		1	P9			
P5	0		1	P10			

← tail

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM
②	add	X7, X6, X12	R	I	I	I	I
③	sd	X7, 0(X10)		R	I	I	I
④	addi	X10, X10, 8		R	I	INT	WB
⑤	bne	X10, X5, LOOP			R	I	I
⑥	ld	X6, 0(X10)			R	I	I
⑦	add	X7, X6, X12				R	I
⑧	sd	X7, 0(X10)				R	I
⑨	addi	X10, X10, 8					R
⑩	bne	X10, X5, LOOP					R

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

← head

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	0		1	P6			
P2	0		1	P7			
P3	1		1	P8			
P4	0		1	P9			
P5	0		1	P10			

← tail

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB
②	add	X7, X6, X12	R	I	I	I	I	I
③	sd	X7, 0(X10)		R	I	I	I	I
④	addi	X10, X10, 8		R	I	INT	WB	C
⑤	bne	X10, X5, LOOP			R	I	I	BR
⑥	ld	X6, 0(X10)			R	I	I	AR
⑦	add	X7, X6, X12				R	I	I
⑧	sd	X7, 0(X10)				R	I	I
⑨	addi	X10, X10, 8					R	I
⑩	bne	X10, X5, LOOP					R	I

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

← head

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	0		1	P7			
P3	1		1	P8			
P4	0		1	P9			
P5	0		1	P10			

← tail

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB	C
②	add	X7, X6, X12	R	I	I	I	I	I	INT
③	sd	X7, 0(X10)		R	I	I	I	I	I
④	addi	X10, X10, 8		R	I	INT	WB	C	C
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB
⑥	ld	X6, 0(X10)			R	I	I	AR	AQ
⑦	add	X7, X6, X12				R	I	I	I
⑧	sd	X7, 0(X10)				R	I	I	I
⑨	addi	X10, X10, 8					R	I	I
⑩	bne	X10, X5, LOOP					R	I	I

Renamed instruction			Physical Register			Valid			Value			In use			Valid			Value			In use		
1	ld	P1, 0(X10)																					
2	add	P2, P1, X12																					
3	sd	P2, 0(X10)																					
4	addi	P3, X10, 8																					
5	bne	P3, X5, LOOP																					
6	ld	P4, 0(P3)																					
7	add	P5, P1, X12																					
8	sd	P5, 0(P3)																					
9	addi	P6, P3, 8																					
10	bne	P6, 0(X10)																					

head

tail

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB	C	
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB
③	sd	X7, 0(X10)		R	I	I	I	I	I	I
④	addi	X10, X10, 8		R	I	INT	WB	C	C	C
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB	C
⑥	ld	X6, 0(X10)			R	I	I	AR	AQ	MEM
⑦	add	X7, X6, X12				R	I	I	I	I
⑧	sd	X7, 0(X10)				R	I	I	I	I
⑨	addi	X10, X10, 8					R	I	I	INT
⑩	bne	X10, X5, LOOP					R	I	I	I

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

← head

← tail

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	0		1	P9			
P5	0		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB	C		
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB	C
③	sd	X7, 0(X10)		R	I	I	I	I	I	I	AR
④	addi	X10, X10, 8		R	I	INT	WB	C	C	C	C
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB	C	C
⑥	ld	X6, 0(X10)			R	I	I	AR	AQ	MEM	WB
⑦	add	X7, X6, X12				R	I	I	I	I	I
⑧	sd	X7, 0(X10)				R	I	I	I	I	I
⑨	addi	X10, X10, 8					R	I	I	INT	WB
⑩	bne	X10, X5, LOOP					R	I	I	I	I

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

← head

← tail

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	0		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB	C		
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB	C
③	sd	X7, 0(X10)		R	I	I	I	I	I	AR	AQ
④	addi	X10, X10, 8		R	I	INT	WB	C	C	C	C
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB	C	C
⑥	ld	X6, 0(X10)			R	I	I	AR	AQ	MEM	WB
⑦	add	X7, X6, X12				R	I	I	I	I	INT
⑧	sd	X7, 0(X10)				R	I	I	I	I	I
⑨	addi	X10, X10, 8					R	I	I	INT	WB
⑩	bne	X10, X5, LOOP					R	I	I	I	I

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

← head

← tail

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	0		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB	C				
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB	C		
③	sd	X7, 0(X10)		R	I	I	I	I	I	I	AR	AQ	MEM
④	addi	X10, X10, 8		R	I	INT	WB	C	C	C	C	C	C
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB	C	C	C	C
⑥	ld	X6, 0(X10)			R	I	I	AR	AQ	MEM	WB	C	C
⑦	add	X7, X6, X12				R	I	I	I	I	I	INT	WB
⑧	sd	X7, 0(X10)				R	I	I	I	I	I	I	I
⑨	addi	X10, X10, 8					R	I	I	INT	WB	C	C
⑩	bne	X10, X5, LOOP					R	I	I	I	I	BR	WB

Renamed instruction	
1	ld P1, 0(X10)
2	add P2, P1, X12
3	sd P2, 0(X10)
4	addi P3, X10, 8
5	bne P3, X5, LOOP
6	ld P4, 0(P3)
7	add P5, P1, X12
8	sd P5, 0(P3)
9	addi P6, P3, 8
10	bne P6, 0(X10)

head

tail

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB	C					
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB	C			
③	sd	X7, 0(X10)		R	I	I	I	I	I	AR	AQ	MEM	C	
④	addi	X10, X10, 8		R	I	INT	WB	C	C	C	C	C	C	
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB	C	C	C	C	
⑥	ld	X6, 0(X10)			R	I	I	AR	AQ	MEM	WB	C	C	
⑦	add	X7, X6, X12				R	I	I	I	I	I	INT	WB	C
⑧	sd	X7, 0(X10)				R	I	I	I	I	I	I	AR	
⑨	addi	X10, X10, 8					R	I	I	INT	WB	C	C	C
⑩	bne	X10, X5, LOOP					R	I	I	I	I	BR	WB	C

Renamed instruction	
1	ld P1, 0(X10)
2	add P2, P1, X12
3	sd P2, 0(X10)
4	addi P3, X10, 8
5	bne P3, X5, LOOP
6	ld P4, 0(P3)
7	add P5, P1, X12
8	sd P5, 0(P3)
9	addi P6, P3, 8
10	bne P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

head

tail

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB	C										
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB	C								
③	sd	X7, 0(X10)		R	I	I	I	I	I	I	AR	AQ	MEM	C					
④	addi	X10, X10, 8		R	I	INT	WB	C	C	C	C	C	C	C	C	C			
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB	C	C	C	C	C	C				
⑥	ld	X6, 0(X10)			R	I	I	AR	AQ	MEM	WB	C	C	C	C				
⑦	add	X7, X6, X12				R	I	I	I	I	I	INT	WB	C					
⑧	sd	X7, 0(X10)				R	I	I	I	I	I	I	I	AR	AQ				
⑨	addi	X10, X10, 8					R	I	I	INT	WB	C	C	C	C				
⑩	bne	X10, X5, LOOP					R	I	I	I	I	BR	WB	C	C				

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

head

tail

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB	C							
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB	C					
③	sd	X7, 0(X10)		R	I	I	I	I	I	AR	AQ	MEM	C			
④	addi	X10, X10, 8		R	I	INT	WB	C	C	C	C	C	C	C		
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB	C	C	C	C	C		
⑥	ld	X6, 0(X10)			R	I	I	AR	AQ	MEM	WB	C	C	C		
⑦	add	X7, X6, X12				R	I	I	I	I	I	INT	WB	C		
⑧	sd	X7, 0(X10)				R	I	I	I	I	I	I	AR	AQ	MEM	
⑨	addi	X10, X10, 8					R	I	I	INT	WB	C	C	C	C	
⑩	bne	X10, X5, LOOP					R	I	I	I	I	BR	WB	C	C	C

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	

	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

head

tail

2-issue RR processor in motion

①	ld	X6, 0(X10)	R	I	AR	AQ	MEM	WB	C										
②	add	X7, X6, X12	R	I	I	I	I	I	INT	WB	C								
③	sd	X7, 0(X10)		R	I	I	I	I	I	I	AR	AQ	MEM	C					
④	addi	X10, X10, 8		R	I	INT	WB	C	C	C	C	C	C	C	C				
⑤	bne	X10, X5, LOOP			R	I	I	BR	WB	C	C	C	C	C	C				
⑥	ld	X6, 0(X10)			R	I	I	AR	AQ	MEM	WB	C	C	C	C				
⑦	add	X7, X6, X12				R	I	I	I	I	I	INT	WB	C					
⑧	sd	X7, 0(X10)				R	I	I	I	I	I	I	I	AR	AQ	MEM	C		
⑨	addi	X10, X10, 8					R	I	I	INT	WB	C	C	C	C	C	C		
⑩	bne	X10, X5, LOOP					R	I	I	I	I	BR	WB	C	C	C	C	C	

Renamed instruction		
1	ld	P1, 0(X10)
2	add	P2, P1, X12
3	sd	P2, 0(X10)
4	addi	P3, X10, 8
5	bne	P3, X5, LOOP
6	ld	P4, 0(P3)
7	add	P5, P1, X12
8	sd	P5, 0(P3)
9	addi	P6, P3, 8
10	bne	P6, 0(X10)


tail

Physical Register	
X5	
X6	P1
X7	P5
X10	P3
X12	


	Valid	Value	In use		Valid	Value	In use
P1	1		1	P6			
P2	1		1	P7			
P3	1		1	P8			
P4	1		1	P9			
P5	1		1	P10			

The pipelines of Modern Processors


Intel Pentium 4




Intel Skylake



Intel Sandy Bridge






ZEN MICROARCHITECTURE

- ▲ Fetch Four x86 instructions
- ▲ Op Cache instructions
- ▲ 4 Integer units
 - Large rename space – 168 Registers
 - 192 instructions in flight/8 wide retire
- ▲ 2 Load/Store units
 - 72 Out-of-Order Loads supported
- ▲ 2 Floating Point units x 128 FMACs
 - built as 4 pipes, 2 Fadd, 2 Fmul
- ▲ I-Cache 64K, 4-way
- ▲ D-Cache 32K, 8-way
- ▲ L2 Cache 512K, 8-way
- ▲ Large shared L3 cache
- ▲ 2 threads per core

Putting it all together

Pipeline SuperScalar/OoO/ROB



Recap: What about "linked list"


Static instructions

```
LOOP: ld    X10, 8(X10)
      addi  X7, X7, 1
      bne   X10, X0, LOOP
```

Dynamic instructions

```
① ld    X10, 8(X10)
② addi  X7, X7, 1
③ bne   X10, X0, LOOP
④ ld    X10, 8(X10)
⑤ addi  X7, X7, 1
⑥ bne   X10, X0, LOOP
⑦ ld    X10, 8(X10)
⑧ addi  X7, X7, 1
⑨ bne   X10, X0, LOOP
```

ILP is low because the data dependencies



Demo: ILP within a program

- perf is a tool that captures performance counters of your processors and can generate results like branch mis-prediction rate, cache miss rates and ILP.