Performance Evaluation

CPU Performance Equation



Execution Time = $\frac{Instructions}{Program} \times \frac{Cycles}{Instruction} \times \frac{Seconds}{Cycle}$ $ET = IC \times CPI \times CT$ Frequency(i.e., clock rate)

 $1GHz = 10^9Hz = \frac{1}{10^9}sec \ per \ cycle = 1 \ ns \ per \ cycle$



Execution Time

- The simplest kind of performance
- Shorter execution time means better performance
- Usually measured in seconds



instruction memory

```
ah gp,15(t12)

a gp,-25520(gp)

ah t1,0(gp)

ah t4,0(gp)

l t0,-23508(t1)

q t0,120007a94

ah t0,0(gp)

l zero,-23508(t1)

r v0

l zero,-23512(t4)

q t0,120007a98

v t0,t1

r t2

120007a80
```



• The relative performance between two machines, X and Y. X is n times faster than Y

$$n = \frac{Execution \ Time_Y}{Execution \ Time_X}$$

• The speedup of X over Y

$$Speedup = \frac{Execution \ Time_Y}{Execution \ Time_X}$$

What Affects Each Factor in Performance Equation

Use "performance counters" to figure out!

- Modern processors provides performance counters
 - instruction counts
 - cache accesses/misses
 - branch instructions/mis-predictions
- How to get their values?
 - You may use "perf stat" in linux
 - You may use Instruments —> Time Profiler on a Mac
 - Intel's vtune only works on Windows w/ intel processors
 - You can also create your own functions to obtain counter values

Programmers can also set the cycle time

https://software.intel.com/sites/default/files/comment/1716807/how-to-change-frequency-on-linux-pub.txt

```
_____
Subject: setting CPU speed on running linux system
```

If the OS is Linux, you can manually control the CPU speed by reading and writing some virtual files in the "/proc"

1.) Is the system capable of software CPU speed control? If the "directory" /sys/devices/system/cpu/cpu0/cpufreq exists, speed is controllable. -- If it does not exist, you may need to go to the BIOS and turn on EIST and any other C and P state control and vi:

```
2.) What speed is the box set to now?
Do the following:
$ cd /sys/devices/system/cpu
$ cat ./cpu0/cpufreg/cpuinfo max freq
3193000
$ cat ./cpu0/cpufreg/cpuinfo_min_freq
1596000
3.) What speeds can I set to?
Do
$ cat /sys/devices/system/cpu/cpu0/cpufreg/scaling available frequencies
It will list highest settable to lowest; example from my NHM "Smackover" DX58SO HEDT board, I see:
3193000 3192000 3059000 2926000 2793000 2660000 2527000 2394000 2261000 2128000 1995000 1862000 1729000 159600
You can choose from among those numbers to set the "high water" mark and "low water" mark for speed. If you set "h:
4.) Show me how to set all to highest settable speed!
Use the following little sh/ksh/bash script:
$ cd /sys/devices/system/cpu # a virtual directory made visible by device drivers
$ newSpeedTop=`awk '{print $1}' ./cpu0/cpufreg/scaling available frequencies`
$ newSpeedLow=$newSpeedTop # make them the same in this example
$ for c in ./cpu[0-9]* ; do
   echo $newSpeedTop >${c}/cpufreg/scaling max freq
>
   echo $newSpeedLow >${c}/cpufreg/scaling min freg
>
> done
ŝ
5.) How do I return to the default - i.e. allow machine to vary from highest to lowest?
Edit line # 3 of the script above, and re-run it. Change the line:
$ newSpeedLow=$newSpeedTop # make them the same in this example
```



Revisited the demo with compiler optimizations!

- gcc has different optimization levels.
 - -O0 no optimizations
 - -O3 typically the best-performing optimization

```
for(i = 0; i < ARRAY_SIZE; i++)</pre>
     \mathbf{I}
       for(j = 0; j < ARRAY_SIZE; j++)</pre>
c[i][j] = a[i][j]+b[i][j];
```





for(j = 0; j < ARRAY_SIZE; j++)</pre> for(i = 0; i < ARRAY_SIZE; i++)</pre> c[i][j] = a[i][j]+b[i][j];

Demo revisited — compiler optimization

- Compiler can reduce the instruction count, change CPI — with "limited scope"
- Compiler CANNOT help improving "crummy" source code

if(option) std::sort(data, data + arraySize); **Compiler can never add this — only the programmer can!** for (unsigned c = 0; c < arraySize*1000; ++c) {</pre> if (data[c%arraySize] >= INT MAX/2) sum ++;

How about "computational complexity"

- Algorithm complexity provides a good estimate on the performance if —
 - Every instruction takes exactly the same amount of time
 - Every operation takes exactly the same amount of instructions

These are unlikely to be true



Summary of CPU Performance Equation



- IC (Instruction Count)
 - ISA, Compiler, algorithm, programming language, programmer
- CPI (Cycles Per Instruction)
 - Machine Implementation, microarchitecture, compiler, application, algorithm, programming language, programmer
- Cycle Time (Seconds Per Cycle)
 - Process Technology, microarchitecture, programmer

Instruction Set Architecture (ISA) & Performance

Recap: ISA — the interface b/w processor/software

- Operations
 - Arithmetic/Logical, memory access, control-flow (e.g., branch, function calls)
 - Operands
 - Types of operands register, constant, memory addresses
 - Sizes of operands byte, 16-bit, 32-bit, 64-bit
- Memory space
 - The size of memory that programs can use
 - The addressing of each memory locations
 - The modes to represent those addresses



Popular ISAs







The abstracted "RISC-V" machine



2⁶⁴ Bytes

Subset of RISC-V instruct

Category	Instruction	Usage	•	Meaning
Arithmetic	add	add	x1, x2, x3	x1 = x2 + x3
	addi	addi	x1,x2, 20	x1 = x2 + 20
	sub	sub	x1, x2, x3	x1 = x2 - x3
Logical	and	and	x1, x2, x3	x1 = x2 & x3
	or	or	x1, x2, x3	x1 = x2 x3
	andi	andi	x1, x2, 20	x1 = x2 & 20
	sll	sll	x1, x2, 10	$x1 = x2 * 2^{10}$
	srl	srl	x1, x2, 10	$x1 = x2 / 2^{10}$
Data Transfer	ld	ld	x1, 8(x2)	x1 = mem[x2+8]
	sd	sd	x1, 8(x2) reorly	type of instruction
Branch	beq	beq	x1, x2, 25	if(x1 == x2), PC =
	bne	bne	x1, x2, 25	if(x1 != x2), PC =
Jump	jal	jal	25	\$ra = PC + 4, PC =
	jr	jr	\$ra	PC = \$ra

0	h	C
IU		

PC + **100**

PC + **100**

100

ons can access memory

Popular ISAs



(intel)

Core[™] i7

RYZEN







Qualcom snapdragon

How many operations: CISC v.s. RISC

- CISC (Complex Instruction Set Computing)
 - Examples: x86, Motorola 68K
 - Provide many powerful/complex instructions
 - Many: more than 1503 instructions since 2016
 - Powerful/complex: an instruction can perform both ALU and memory operations
 - Each instruction takes more cycles to execute
- RISC (Reduced Instruction Set Computer)
 - Examples: ARMv8, RISC-V, MIPS (the first RISC instruction, invented by the authors of our textbook)
 - Each instruction only performs simple tasks
 - Easy to decode
 - Each instruction takes less cycles to execute



The abstracted x86 machine





2⁶⁴ Bytes

RISC-V v.s. x86

	RISC-V	
ISA type	Reduced Instruction Set Computers (RISC)	Comp Co
instruction width	32 bits	
code size	larger	
registers	32	
addressing modes	reg+offset	scal
hardware	simple	
	45	



plex Instruction Set omputers (CISC)

1 ~ 17 bytes

smaller

16

base+offset base+index scaled+index led+index+offset

complex

User-defined data structure

- Programming languages allow user to define their own data types
- In C, programmers can use struct to define new data structure

```
struct student {
    int id;
    double *homework;
    int participation;
    double midterm;
    double average;
```

};

How many bytes each "struct node" will occupy?



Memory addressing/alignment

- Almost every popular ISA architecture uses "byte-addressing" to access memory locations
- Instructions generally work faster when the given memory address is aligned
 - Aligned if an instruction accesses an object of size n at address X, the access is aligned if $X \mod n = 0$.
 - Some architecture/processor does not support aligned access at all
 - Therefore, compilers only allocate objects on "aligned" address



Amdahl's Law — and It's Implication in the Multicore Era

H&P Chapter 1.9 M. D. Hill and M. R. Marty. Amdahl's Law in the Multicore Era. In Computer, vol. 41, no. 7, pp. 33–38, July 2008.

Amdahl's Law



 $Speedup_{enhanced}(f, s) = \frac{1}{(1-f) + \frac{f}{s}}$

f — The fraction of time in the original program s — The speedup we can achieve on f







enhanced

Execution Time_{enhanced} = $(1-f) + f/s \leftarrow$

$$Speedup_{enhanced} = \frac{Execution Time_{baseline}}{Execution Time_{enhanced}}$$

$$\frac{1}{f) + \frac{f}{s}}$$



Penhanced $\frac{1}{(1-f) + \frac{f}{s}}$

Amdahl's Law on Multiple Optimizations

- We can apply Amdahl's law for multiple optimizations •
- These optimizations must be dis-joint! •
 - If optimization #1 and optimization #2 are dis-joint: •



1-f_{Opt1}-f_{Opt2}

$$\frac{1}{Opt_2} + \frac{f_Opt_1}{s_Opt_1} + \frac{f_Opt_2}{s_Opt_2}$$

 $(1 - f_{OnlyOpt1} - f_{OnlyOpt2} - f_{BothOpt1Opt2}) + \frac{f_OnlyOpt1}{s_OnlyOpt1} + \frac{f_OnlyOpt2}{s_OnlyOpt2}$

Amdahl's Law Corollary #1

The maximum speedup is bounded by

$$Speedup_{max}(f, \infty) = \frac{1}{(1-f) + \frac{f}{\infty}}$$
$$Speedup_{max}(f, \infty) = \frac{1}{(1-f)}$$



Corollary #1 on Multiple Optimizations

If we can pick just one thing to work on/optimize •

f ₁	f 2	f ₃	f4
----------------	------------	----------------	----

$Speedup_{max}(f_1, \infty) =$	$\frac{1}{(1-f_1)}$
$Speedup_{max}(f_2, \infty) =$	$\frac{1}{(1-f_2)}$
$Speedup_{max}(f_3, \infty) =$	$\frac{1}{(1-f_3)}$
$Speedup_{max}(f_4, \infty) =$	$\frac{1}{(1-f_4)}$



1-f₁-f₂-f₃-f₄

The biggest f_x would lead to the largest *Speedup_{max}*!

Corollary #2 — make the common case fast!

- When f is small, optimizations will have little effect.
- Common == most time consuming not necessarily the most frequent
- The uncommon case doesn't make much difference
- The common case can change based on inputs, compiler options, optimizations you've applied, etc.

fect. essarily the most

erence ts, compiler

Identify the most time consuming part

- Compile your program with -pg flag
- Run the program
 - It will generate a gmon.out
 - gprof your_program gmon.out > your_program.prof
- It will give you the profiled result in your_program.prof



If we repeatedly optimizing our design based on Amdahl's law...



- With optimization, the common becomes uncommon.
- An uncommon case will (hopefully) become the new common case.
- Now you have a new target for optimization.

- 7x => 1.4x
- 4x => 1.3x
- 1.3x => 1.1x
- Total = 20/10 = 2x

Don't hurt non-common part too mach

- If the program spend 90% in A, 10% in B. Assume that an optimization can accelerate A by 9x, by hurts B by 10x...
- Assume the original execution time is T. The new execution time

$$T_{new} = \frac{T \times 0.9}{9} + T \times 0.1 \times 10$$
$$T_{new} = 1.1T$$
$$Speedup = \frac{T}{1.1T} = 0.91$$

Amdahl's Law on Multicore Architectures

• Symmetric multicore processor with *n* cores (if we assume the processor performance scales perfectly)

$$Speedup_{parallel}(f_{parallelizable}, n) = \frac{1}{(1 - f_{parallel})}$$



Corollary #3, Corollary #4 & Corollary #5

$$Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 - f_{parallel})}$$
$$Speedup_{parallel}(f_{parallelizable}, \infty) = \frac{1}{(1 - f_{parallel})}$$

- Single-core performance still matters it will eventually dominate the performance
- Finding more "parallelizable" parts is also important
- If we can build a processor with unlimited parallelism the complexity doesn't matter as long as the algorithm can utilize all parallelism that's why bitonic sort works!







"Fair" Comparisons

Andrew Davison. Twelve Ways to Fool the Masses When Giving Performance Results on Parallel Computers. In Humour the Computer, MITP, 1995





Extreme Multitasking Performance

- Dual 4K external monitors
- 1080p device display
- 7 applications

What's missing in this video clip?

- The ISA of the "competitor"
- Clock rate, CPU architecture, cache size, how many cores
- How big the RAM?
- How fast the disk?



TFLOPS (Tera FLoating-point Operations Per Second)

Console Teraflops



TFLOPS (Tera FLoating-point Operations Per Second)

TFLOPS does not include instruction count!

•

- Cannot compare different ISA/compiler •
- Different CPI of applications, for example, I/O bound or computation bound •
- If new architecture has more IC but also lower CPI? •



clock rate

1.75 GHz

1.6 GHz

3.5 GHz

Is TFLOPS (Tera FLoating-point Operations Per Second) a good metric?

- Cannot compare different ISA/compiler
 - What if the compiler can generate code with fewer instructions?
 - What if new architecture has more IC but also lower CPI?
- Does not make sense if the application is not floating point intensive

	TFLOPS =	# of floating poin	t instructions / 1
		Executio	n Time
	ICX % of floatin	g point instructions	Clock Rate×
=		ycleTime ×10 ¹²	CPI × 1

er instructions? ver CPI? loating point

012

% FP ins.

012

Latency v.s. throughput

 Consider the following characteristics of flash-based SSDs and **Optane-based SSDs.**

	Flash	Opta
Latency	~ 100 us (read) ~ 1 ms (write)	7 us (re 18 us (v
Bandwidth	3.5 GB/sec (read) 2.1 GB/sec (write)	1.35 GB/se 290 MB/se



ane

read) (write)

ec (read) ec (write)

Latency and Bandwidth trade-off

- Increase bandwidth can hurt the response time of a single task
- If you want to transfer a 2 Peta-Byte video from UCLA
 - 125 miles (201.25 km) from UCSD
 - Assume that you have a 100Gbps ethernet
 - 2 Peta-byte over 167772 seconds = 1.94 Days
 - 22.5TB in 30 minutes
 - Bandwidth: 100 Gbps





	Toyota Prius	10Gb E
	 125 miles (201.25 km) from UCSD 75 MPH on highway! 50 MPG Max load: 374 kg = 2,770 hard drives (2TB per drive) 	
bandwidth	290GB/sec	100 G 12.50
latency	4 hours	2 Peta-byte seconds =
response time	You see nothing in the first 4 hours	You can start wate soon as you



atching the movie as ou get a frame!