

# Datapath Components (I)

Prof. Usagi

# Outline

- Revisiting the binary number system
- Adders
- Multiplexer

# What do we want from a number system?

- Obvious representation of 0, 1, 2, .....
- Represent positive/negative/integer/floating points
- Efficient usage of number space
- Equal coverage of positive and negative numbers
- Easy hardware design
  - Minimize the hardware cost/reuse the same hardware as much as possible
  - Easy to distinguish positive numbers
  - Easy to negation

# Representing a positive number

- Assume that we have 4 bits

Decimal	Binary	Decimal	Binary
0	0000	4	0100
1	0001	5	0101
2	0010	6	0110
3	0011	7	0111

- Example binary arithmetic


$$\begin{array}{r} 3 + 2 = 5 \\ \begin{array}{r} 0011 \\ + 0010 \\ \hline 0101 \end{array} \end{array}$$

1 carry


$$\begin{array}{r} 3 + 3 = 6 \\ \begin{array}{r} 0011 \\ + 0011 \\ \hline 0110 \end{array} \end{array}$$

# Can this work?

- $3 + 2 = 5$

$$\begin{array}{r} 0011 \\ + 0010 \\ \hline 0101 \end{array}$$


- $3 + (-2) = 1$

$$\begin{array}{r} 0011 \\ + 1010 \\ \hline 1101 \end{array} = -5 \text{ (Not 1)}$$


**Doesn't work well and you need a separate procedure to deal with negative numbers!**

# Second proposal: 1's complement

- $3 + 2 = 5$

$$\begin{array}{r} \phantom{+} 0011 \\ + 0010 \\ \hline 0101 \end{array}$$

A red arrow points from the top-right '1' of the second number to the top-right '1' of the first number, indicating a carry.

- $3 + (-2) = 1$


$$\begin{array}{r} \text{overflow } 1 \phantom{0011} \\ \phantom{+} 0011 \\ + 1101 \\ \hline 0000 = 0 \text{ (Still not 1)} \end{array}$$

Four red arrows point from the top-right '1' of the second number to the top-right '1' of the first number, and from the top-right '1' of the first number to the top-right '1' of the second number, indicating carries. A blue arrow points from the word 'overflow' to the top-right '1' of the first number.

**Still does not work, but seems closer...**


# Adder

**We've built this before!**






**This is what we want!**



**We can support more bits!**



# Carry-lookahead adder


- Uses logic to quickly pre-compute the carry for each digit

Input			Output	
A	B	Cin	Out	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Both A, B are 0 —  
no carry (Delete)


Needs to  
wait Cin  
(Propagate)

Both A, B are 1  
— must carry  
(Generate)



# CLA (cont.)

- All "G" and "P" are immediately available (only need to look over  $A_i$  and  $B_i$ ), but "c" are not (except the  $c_0$ ).



$$G_i = A_i B_i$$

$$P_i = A_i \text{ XOR } B_i$$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) \\ = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2$$

$$= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 C_3$$

$$= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 \\ + P_3 P_2 P_1 P_0 C_0$$

# CLA v.s. Carry-ripple

- Size:
  - 32-bit CLA with 4-bit CLAs — requires 8 of 4-bit CLA
    - Each requires 116 for the CLA  $4*(4*6+8)$  for the A+B — 244 gates
    - 1952 transistors
  - 32-bit CRA
    - 1600 transistors **Win!**


**Area-Delay Trade-off!**

- Delay
  - 32-bit CLA with 8 4-bit CLAs
    - 2 gates **Win!**
  - 32-bit CRA
    - 64 gates

# Multiplexer


# Multiplexer

- Problem — you have multiple possible inputs and you only want to use one of them
  - **N-to-M** MUX mean a MUX with **N** inputs, **M** outputs.
- Solution — you need a multiplexer (MUX) to control the output



# Let's start with a 2-to-1 MUX

- The MUX has two input ports — numbered as 0 and 1
- To select from two inputs, you need a 1-bit control/select signal to indicate the desired input port



Input			Output
A	B	Sel	
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1



# Use K-Map

Input			Output
A	B	Sel	
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1


Sel' means output A  
Sel means output B

$$\text{Output} = A\text{Sel}' + B\text{Sel}$$


(A, B)	A'B' 0,0	A'B 0,1	AB 1,1	AB' 1,0
Sel'	0	0	1	1
Sel	0	1	1	0

**BSel**

$A\text{Sel}'$



# 4-to-1 MUX




$S0==0 \ \&\& \ S1==0$  output A  
 $S0==0 \ \&\& \ S1==1$  output B  
 $S0==1 \ \&\& \ S1==0$  output C  
 $S0==1 \ \&\& \ S1==1$  output D

$$\text{Output} = AS0'S1' + BS0'S1 + CS0S1' + DS0S1$$



# N-bit MUX

- What if we need to output an N-bit (say 4-bit) number from the input set?




# Shifters

# Shifters

- Logical shifter: shifts value to left or right and fills empty spaces with 0's
  - $11001 \gg 2 = 00110$
  - $11001 \ll 2 = 00100$
- Arithmetic shifter: same as logical shifter, but on right shift, fills empty spaces with the old most significant bit
  - Ex:  $11001 \ggg 2 = 11110$
  - Ex:  $11001 \lll 2 = 00100$
- Rotator: rotates bits in a circle, such that bits shifted off one end are shifted into the other end
  - Ex:  $11001 \text{ ROR } 2 = 01110$
  - Ex:  $11001 \text{ ROL } 2 = 00111$

# Shift "Right"



Based on the value of the selection input (shamt = shift amount)

Example:  
if  $S = 11$   
then  
 $Y_3 = 0$   
 $Y_2 = 0$   
 $Y_1 = 0$   
 $Y_0 = A_3$

Example:  
if  $S = 10$   
then  
 $Y_3 = 0$   
 $Y_2 = 0$   
 $Y_1 = A_3$   
 $Y_0 = A_2$

Example:  
if  $S = 01$   
then  
 $Y_3 = 0$   
 $Y_2 = A_3$   
 $Y_1 = A_2$   
 $Y_0 = A_1$


The "chain" of multiplexers determines how many bits to shift

# Shift "Left"


Example:  
if  $S = 01$   
then  
 $Y_3 = A_2$   
 $Y_2 = A_1$   
 $Y_1 = A_0$   
 $Y_0 = 0$

Example:  
if  $S = 10$   
then  
 $Y_3 = A_1$   
 $Y_2 = A_0$   
 $Y_1 = 0$   
 $Y_0 = 0$

Example:  
if  $S = 11$   
then  
 $Y_3 = A_0$   
 $Y_2 = 0$   
 $Y_1 = 0$   
 $Y_0 = 0$



# Generic Shifter





# Multiplier

# Binary multiplication


- Thinking about how you do this by hand in decimal!

		1	2	3	4				0	1	1	1	
	×	5	6	7	8		×	1	1	0	0		
		9	8	7	2				0	0	0	0	
	8	6	3	8					0	0	0	0	
7	4	0	4				0	1	1	1			
6	1	7	0			0	1	1	1				
7	0	0	6	6	5	2	1	0	1	0	1	0	0

										a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>				
										×	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>			
											a <sub>3</sub> b <sub>0</sub>	a <sub>2</sub> b <sub>0</sub>	a <sub>1</sub> b <sub>0</sub>	a <sub>0</sub> b <sub>0</sub>			
											a <sub>3</sub> b <sub>1</sub>	a <sub>2</sub> b <sub>1</sub>	a <sub>1</sub> b <sub>1</sub>	a <sub>0</sub> b <sub>1</sub>	0		
											a <sub>3</sub> b <sub>2</sub>	a <sub>2</sub> b <sub>2</sub>	a <sub>1</sub> b <sub>2</sub>	a <sub>0</sub> b <sub>2</sub>	0	0	
											a <sub>3</sub> b <sub>3</sub>	a <sub>2</sub> b <sub>3</sub>	a <sub>1</sub> b <sub>3</sub>	a <sub>0</sub> b <sub>3</sub>	0	0	0
p <sub>7</sub>	p <sub>6</sub>										p <sub>5</sub>	p <sub>4</sub>	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	

# Array style

				a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>
	x	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>		
<hr/>							
		a <sub>3</sub> b <sub>0</sub>	a <sub>2</sub> b <sub>0</sub>	a <sub>1</sub> b <sub>0</sub>	a <sub>0</sub> b <sub>0</sub>		
		a <sub>3</sub> b <sub>1</sub>	a <sub>2</sub> b <sub>1</sub>	a <sub>1</sub> b <sub>1</sub>	a <sub>0</sub> b <sub>1</sub>	0	
		a <sub>3</sub> b <sub>2</sub>	a <sub>2</sub> b <sub>2</sub>	a <sub>1</sub> b <sub>2</sub>	a <sub>0</sub> b <sub>2</sub>	0	0
		a <sub>3</sub> b <sub>3</sub>	a <sub>2</sub> b <sub>3</sub>	a <sub>1</sub> b <sub>3</sub>	a <sub>0</sub> b <sub>3</sub>	0	0
<hr/>							
	p <sub>7</sub>	p <sub>6</sub>	p <sub>5</sub>	p <sub>4</sub>	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub> p <sub>0</sub>



What's the estimated total gate-delay?

# Divider

# Division of positive binary numbers

- Repeated subtraction
  - Set quotient to 0
  - Repeat while (dividend  $\geq$  divisor)
    - Subtract divisor from dividend
    - Add 1 to quotient
  - When dividend  $<$  divisor:
    - Remainder = dividend
    - Quotient is correct

**Put everything all together!**  
**ALU — arithmetic logic unit**