

Combinational Logic (II)

Prof. Usagi

Recap: Combinational v.s. sequential logic

- Combinational logic
 - The output is a pure function of its current inputs
 - The output doesn't change regardless how many times the logic is triggered — Idempotent
- Sequential logic
 - The output depends on current inputs, previous inputs, their history

Recap: Basic Boolean Algebra Concepts


- $\{0, 1\}$: The only two possible values in inputs/outputs
- Basic operators
 - AND (\bullet) — $a \bullet b$
 - returns 1 only if both **a and b** are 1s
 - otherwise returns 0
 - OR (+) — $a + b$
 - returns 1 if **a or b** is 1
 - returns 0 if none of them are 1s
 - NOT ('') — a'
 - returns 0 if **a** is 1
 - returns 1 if **a** is 0

Recap: Definitions of Boolean Function Expressions


- Complement: variable with a bar over it or a' — A', B', C'
- Literal: variable or its complement — A, A', B, B', C, C'
- Implicant (Product term): product of literals — ABC, AC, BC
- Implicate (Sum terms): sum of literals — (A+B+C), (A+C), (B+C)
- Minterm: AND that includes all input variables — ABC, A'BC, AB'C
- Maxterm: OR that includes all input variables — (A+B+C), (A'+B+C), (A'+B'+C)

Recap: Boolean operators their circuit “gate” symbols


AND



OR




NOT




represents where we take a
compliment value on an input
represents where we take a
compliment value on an output


NAND




NOR





XOR



NXOR




How to express $y = e(ab+cd)$



Recap: You can also use only NANDs

Now, only 5 gates and 4 transistors each — 20 transistors!



Recap: Canonical form — Sum of “Minterms”

Input		Output
X	Y	
0	0	0
0	1	0
1	0	1
1	1	1

A minterm

$$f(X,Y) = \underline{XY'} + \underline{XY}$$

Sum (OR) of “minterms”

XNOR

Input		Output
A	B	
0	0	1
0	1	0
1	0	0
1	1	1

$$f(A,B) = \underline{A'B'} + \underline{AB}$$

Outline

- Let's start designing the first circuit
- Designing circuit with HDL
- Let's optimize the circuit!

Canonical form — Product of “Maxterms”

A “maxterm”

Input		Output
X	Y	
0	0	0
0	1	0
1	0	1
1	1	1

$$f(X,Y) = (X+Y) (X + Y')$$

Product of maxterms

XNOR

Input		Output
A	B	
0	0	1
0	1	0
1	0	0
1	1	1

$$f(A,B) = (A+B') (A'+B)$$

Sum-of-minterms/product-of-maxterms

- They can be used interchangeably
- Depends on if the truth table has more 0s or 1s in the result
- Neither forms give you the “optimized” equation. By optimized, we mean — minimize the number of operations

Let's design a circuit!

Binary addition

$$3 + 2 = 5$$

carry

$$\begin{array}{r}
 0011 \\
 +0010 \\
 \hline
 0101
 \end{array}$$

Input			Output	
A	B	Cin	Out	Cout
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

$$3 + 3 = 6$$

$$\begin{array}{r}
 0011 \\
 +0011 \\
 \hline
 0110
 \end{array}$$

half adder — adder

full adder — adder with

without a carry as an input

a carry as an input

Input		Output	
A	B	Out	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Binary addition

Inputs — two 4-bit binary numbers:

$$\begin{array}{l} A_3 A_2 A_1 A_0 \\ B_3 B_2 B_1 B_0 \end{array}$$

Output — one 4-bit binary number

$$O_3 O_2 O_1 O_0$$




Half adder

Input		Output	
A	B	Out	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Out} = A'B + AB'$$

$$\text{Cout} = AB$$



The sum-of-product form of the full adder

- How many of the following minterms are part of the sum-of-product form of the full adder in generating the output bit?

- ① $A'B'Cin'$
 - ② $A'BCin'$
 - ③ $AB'Cin'$
 - ④ $ABCin'$
 - ⑤ $A'B'Cin$
 - ⑥ $A'BCin$
 - ⑦ $AB'Cin$
 - ⑧ $ABCin$
- A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4



The sum-of-product form of the full adder

- How many of the following minterms are part of the sum-of-product form of the full adder in generating the output bit?

- ① $A'B'Cin'$
- ② $A'BCin'$
- ③ $AB'Cin'$
- ④ $ABCin'$
- ⑤ $A'B'Cin$
- ⑥ $A'BCin$
- ⑦ $AB'Cin$
- ⑧ $ABCin$

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4

Input			Output	
A	B	Cin	Out	Cout
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

$$\text{Out} = A'BCin' + AB'Cin' + A'B'Cin + ABCin$$
$$\text{Cout} = ABCin' + A'BCin + AB'Cin + ABCin$$




$$\text{Out} = A'BCin' + AB'Cin' + A'B'Cin + ABCin$$

$$\text{Cout} = ABCin' + A'BCin + AB'Cin + ABCin$$

The same

The full adder

Input			Output	
A	B	Cin	Out	Cout
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1



Do we need to perform hardware design in gate-level?

— Not when you can use an HDL!

Turn a design into Verilog

Verilog

- Verilog is a Hardware Description Language (HDL)
 - Used to describe & model the operation of digital circuits.
 - Specify simulation procedure for the circuit and check its response — simulation requires a logic simulator.
 - Synthesis: transformation of the HDL description into a physical implementation (transistors, gates)
 - When a human does this, it is called logic design.
 - When a machine does this, it is called synthesis.
- In this class, we use Verilog to implement and verify your processor.
- C/Java like syntax

Data types in Verilog

- Bit vector is the only data type in Verilog
- A bit can be one of the following
 - 0: logic zero
 - 1: logic one
 - X: unknown logic value, don't care
 - Z: high impedance, floating
- Bit vectors expressed in multiple ways
 - 4-bit binary: 4'b11_10 (_ is just for readability)
 - 16-bit hex: 16'h034f
 - 32-bit decimal: 32'd270


Operators

Arithmetic	Logical	Bitwise	Relational
+	addition	!	not
-	substraction	&&	and
*	multiplication		or
/	division		
%	Don't use		
**	power		
Concatenation	{ } (e.g., {1b'1,1b'0} is 2b'10)	Replication	{ {} } (e.g., {4{1b'0}} is 4b'0)
Conditional	condition ? value_if_true : value_if_false		

Wire and Reg

- wire is used to denote a hardware net — “continuously assigned” values and do not store
 - single wire
`wire my_wire;`
 - array of wires
`wire[7:0] my_wire;`
- reg is used for procedural assignments — values that store information until the next value assignment is made.
 - again, can either have a single reg or an array
`reg[7:0] result; // 8-bit reg`
 - reg is not necessarily a hardware register
 - you may consider it as a variable in C

Revisit the 4-bit adder



Half adder

Input		Output	
A	B	Out	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Out} = A'B + AB'$$

$$\text{Cout} = AB$$

```
module HA( input a,  
            input b,  
            output cout,  
            output out );  
    assign out = (~a & b) | (a & ~b);  
    assign cout = a&b;  
endmodule
```

Full adder


$$\text{Out} = A'BCin' + AB'Cin' + A'B'Cin + ABCin$$

$$\text{Cout} = ABCin' + A'BCin + AB'Cin + ABCin$$

Input			Output	
A	B	Cin	Out	Cout
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

```
module FA( input a,  
           input b,  
           input cin,  
           output cout,  
           output out );  
assign out = (~a&b&~cin) | (a&~b&~cin) | (~a&~b&cin) | (a&b&cin);  
assign cout = (a&b&~cin) | (~a&b&cin) | (a&~b&cin) | (a&b&cin);;  
endmodule
```

The Adder



```
module adder( input[3:0] A,
              input[3:0] B,
              output[3:0] O,
              output cout);
    wire [2:0] carries;
    HA ha0(.a(A[0]), .b(B[0]), .out(O[0]), .cout(carries[0]));
    FA fa1(.a(A[1]), .b(B[1]), .cin(carries[0]), .out(O[1]), .cout(carries[1]));
    FA fa2(.a(A[2]), .b(B[2]), .cin(carries[1]), .out(O[2]), .cout(carries[2]));
    FA fa3(.a(A[3]), .b(B[3]), .cin(carries[2]), .out(O[2]), .cout(cout));
endmodule
```

```
module FA( input a,
           input b,
           input cin,
           output cout,
           output out );
    assign out = (~a&b&~cin)|(a&~b&~cin)|(~a&~b&cin)|(a&b&cin);
    assign cout = (a&b&~cin)|(~a&b&cin)|(a&~b&cin)|(a&b&cin);
endmodule

module HA(
    input a,
    input b,
    output cout,
    output out );
    assign out = (~a & b)|(a & ~b);
    assign cout = a&b;
endmodule
```

Connecting ports by name yields clearer and less buggy code.

Always block — combinational logic

- Executes when the condition in the sensitivity list occurs

```
module FA( input a,  
           input b,  
           input cin,  
           output cout,  
           output out );  
always@(a or b or cin)  
begin               // the following block changes outputs when a, b or cin changes  
assign out = (~a&b&~cin) | (a&~b&~cin) | (~a&~b&cin) | (a&b&cin);  
assign cout = (a&b&~cin) | (~a&b&cin) | (a&~b&cin) | (a&b&cin);;  
end  
endmodule
```

Always block — sequential logic

- Executes when the condition in the sensitivity list occurs

```
always@(posedge clk) // the following block only triggered by a positive clock  
begin  
    ...  
    ...  
end
```

Blocking and non-blocking

- Inside an always block, = is a blocking assignment
 - assignment happens immediately and affect the subsequent statements in the always block
- <= is a non-blocking assignment
 - All the assignments happens at the end of the block
- Assignment rules:
 - The left hand side, LHS, must be a reg.
 - The right hand side, RHS, may be a wire, a reg, a constant, or expressions with operators using one or more wires, regs, and constants.

Initially, a = 2, b = 3

```
reg a[3:0];
reg b[3:0];
reg c[3:0];
always @(posedge clock)
begin
  a <= b;
  c <= a;
end
Afterwards: a = 3 and c = 2
```

```
reg a[3:0];
reg b[3:0];
reg c[3:0];
always @(*)
begin
  a = b;
  c = a;
end
Afterwards: a = 3 and c = 3
```

“Always blocks” permit more advanced sequential idioms

```
module mux4( input a,b,c,d,  
             input [1:0] sel,  
             output out );  
  
reg out;  
always @(*)  
begin  
    if ( sel == 2'd0 )  
        out = a;  
    else if ( sel == 2'd1 )  
        out = b;  
    else if ( sel == 2'd2 )  
        out = c;  
    else if ( sel == 2'd3 )  
        out = d;  
    else  
        out = 1'bx;  
end  
endmodule
```

```
module mux4( input a,b,c,d,  
             input [1:0] sel,  
             output out );  
  
reg out;  
always @(*)  
begin  
    case ( sel )  
        2'd0 : out = a;  
        2'd1 : out = b;  
        2'd2 : out = c;  
        2'd3 : out = d;  
        default : out = 1'bx;  
    endcase  
end  
endmodule
```

Initial block

- Executes only once in beginning of the code

```
initial  
begin
```

```
...  
...
```

```
end
```

Testing the adder!

```
`timescale 1ns/1ns // Add this to the top of your file to set time scale
module testbench();
reg [3:0] A, B;
reg C0;
wire [3:0] S;
wire C4;
adder uut (.B(B), .A(A), .sum(S), .cout(C4)); // instantiate adder

initial
begin
A = 4'd0; B = 4'd0; C0 = 1'b0;
#50 A = 4'd3; B = 4'd4;      // wait 50 ns before next assignment
#50 A = 4'b0001; B = 4'b0010; // don't use #n outside of testbenches
end

endmodule
```

How many will get "1"s

- For the following Verilog code snippet, how many of their "output" values will be 1 after the "always" block finishes execution?

```
reg a[3:0];
reg b[3:0];
reg output[3:0];

initial
begin
a = 4b'1000;
b = 4b'1001;
end

always @ (posedge clock)
begin
a <= a^b;
output <= a;
end
```

```
reg a[1:0];
reg b[1:0];
reg output[3:0];

initial
begin
a = 2b'00;
b = 2b'10;
end

always @ (posedge clock)
begin
b <= a;
output <= {a,~b};
end
```

```
reg a[3:0];
reg b[3:0];
reg output[3:0];

initial
begin
a = 4b'10x1;
b = 4b'1001;
end

always @(*)
begin
assign output = (a == b) ? 4b'0001: 4b'0000;
end
```

```
reg a[3:0];
reg output[3:0];

initial
begin
a = 4b'xxx1;
end

always @(*)
begin
if (a === 1)
begin
output = 4b'0001;
end
end
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4



How many will get "1"s

- For the following Verilog code snippet, how many of their "output" values will be 1 after the "always" block finishes execution?

```
reg a[3:0];
reg b[3:0];
reg output[3:0];

initial
begin
a = 4b'1000;
b = 4b'1001;
end

always @ (posedge clock)
begin
a <= a^b; // a=4b'0001
output <= a;
end // output=4b'1000
```

```
✓ reg a[1:0];
reg b[1:0];
reg output[3:0];

initial
begin
a = 2b'00;
b = 2b'10;
end

always @ (posedge clock)
begin
b <= a; // b=2b'00
output <= {a,~b};
end // output=4b'{00,01}
```

```
reg a[3:0];
reg b[3:0];
reg output[3:0];

initial
begin
a = 4b'10x1;
b = 4b'1001;
end

always @(*)
begin
    a==b -> x
    assign output = (a == b) ? 4b'0001: 4b'0000;
end
//output = 4b'0000
```

```
✓ reg a[3:0];
reg output[3:0];
initial
begin
a = 4b'xxx1;
end

always @(*)
begin
if (a === 1)
begin
    output = 4b'0001;
end
end
//output = 4b'0001
```

- A. 0
- B. 1
- C. 2
- D. 3
- E. 4



Parameterize your module

```
module adder #(parameter WIDTH=32)(  
    input[WIDTH-1:0] A,  
    input[WIDTH-1:0] B,  
    output[WIDTH-1:0] O,  
    output cout);  
  
endmodule
```

Coding guides

- When modeling sequential logic, use nonblocking assignments.
- When modeling latches, use nonblocking assignments.
- When modeling combinational logic with an always block, use blocking assignments.
- When modeling both sequential and combinational logic within the same always block, use nonblocking assignments.
- Do not mix blocking and nonblocking assignments in the same always block.
- Do not make assignments to the same variable from more than one always block.
- Use \$strobe to display values that have been assigned using nonblocking assignments.
- Do not make assignments using #0 delays.

Electrical Computer Science Engineering 120A

つづく