Theoretical analysis of integrated single-electron memory operation



A.N. Korotkov, J.Appl.Phys. 92, 7291 (Dec. 2002)

Single-electron memory vs. single-electron logic

- Much simpler architecture for memory
- Passive information storage vs. active information processing
- Easier temperature requirements for memory
- Random background charge OK for single-electron memory

Single-electron memory is much simpler for implementation then single-electron logic

Various meanings of "single-electron memory"

- Bit representation by one electron (or few electrons)
- Coulomb blockade for information storage
- Read-out by single-electron transistor



Single-electron or few-electron bit representation?

Advantages

- Fundamental limit
- Lowest energy dissipation
- Storage element as small as one atom
- No charging "tails" fi fast

Disadvantages

- Information destroyed by single leakage event
- Error probability grows linearly with time
- Refreshing impossible

Best case: single-electron storage (using single atoms?!) but extra redundancy (either few one-electron elements in one memory cell or check sums)

Single-electron Fowler-Nordheim tunneling



Probability distribution of floating gate potential after charging (solid line: random background charge, symbols: q_0 =- e/2)



Two possible regimes:

either many electrons (n>10) stored on the floating gate; random background charge OK, Or one electron; very long retention time for background

charge $q_0 = -e/2$

Few-electron (2-10) regime is bad (fluctuations are too large)

A. Korotkov, J.Appl.Phys. 92, 7291 (2002)



Defect-tolerant architecture based on nanofuses and nanoshorts





A. Korotkov, J.Appl.Phys. 92, 7291 (2002)

Calculating capacitance matrix by FASTCAP





T-SPICE for SET circuits modeling





Full "orthodox" model for SET is used

J. Yang, T. Gong, and A. Korotkov

T-SPICE modeling results





Ring oscillator with three SETs



T-SPICE works for SET circuits, but not very well





J. Yang, T. Gong, and A. Korotkov